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Abstract 
 
With the benefits of fast switching speed, low on-resistance and high thermal conductivity, 
silicon carbide (SiC) devices are being implemented in converter designs with high efficiency and 
high power density. Consequently, SiC power modules are needed. However, some of the pre-
established package designs for silicon based power modules are not suitable to manifest the 
advantages of SiC devices. Therefore, this thesis aims at optimizing the package design to utilize 
the fast switching capability of SiC devices.  
First, the power loop parasitic inductance induced by the package can lead to large voltage 
spikes with the fast switching SiC device. It can potentially exceed the device’s voltage ratings and 
affect its safe operation.  
Second, to achieve high power density design with SiC devices, the package’s cooling 
performance needs to be improved.  
Third, to design a package for high current applications with multiple chips in parallel, a 
proper scaling method is needed to ensure all the devices undertake the same voltage stress in 
switching transients. For P-cell/N-cell designs with split scaling, a new parasitic parameter, namely, 
middle-point parasitic inductance 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 will be introduced. Its role should be understood. 
Lastly, the unbalanced dynamic switching loss can lead to different state junction 
temperatures among paralleled devices. Thermal coupling can help to reduce the temperature 
imbalance, and its role should be quantitatively investigated.  
To meet the first two requirements, a new package design is proposed with reduced 
parasitic inductance and double-sided cooling. Compared to a baseline package, more than 60% 
reduction of parasitic inductance is achieved.  
The middle-point parasitic inductance’s effect on device’s switching transients is analyzed 
in the frequency domain. Then a dedicated power module is fabricated with the capability of 
 
vii 
varying 𝐿𝑚𝑖𝑑𝑑𝑙𝑒. Experiment results show that as 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 increases, different voltage stresses are 
imposed on the MOSFET and anti-parallel diode. 
Electrothermal simulations are implemented to investigate steady state junction 
temperatures of paralleled devices considering unbalanced switching losses at different thermal 
coupling conditions. It is observed that both devices’ junction temperatures will increase as the 
coupling coefficient is increased. However, the junction temperature imbalance will decrease. This 
is verified by the experiment result.  
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Introduction 
1.1 Background and Introduction 
Power converters are widely used in various applications, e.g., industrial, aerospace, 
military, utility, and transportation. According to the 2012 Annual Energy Review DOE/EIA report 
[1], the power converters will transfer 80% of the electricity in 2030. Among those power 
converters, the power modules are especially used in high power applications because of their 
benefits of compact circuit design and integrated cooling.  
1.1.1 Basic Structure of a Power Module  
The power module package is the physical containment for several power semiconductor 
chips. It provides electrical connections, thermal conduction to heat sink, electrical insulation, and 
mechanical support. The basic structure for a single chip connection is shown in Figure 1.1.  
   
Figure 1.1. The typical structure of a power module. 
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The chip, either Si or SiC based device, is soldered on the direct bonded copper (DBC) 
ceramic substrate. The DBC substrate has two layers of copper on the top and bottom side, and in 
the middle, is the ceramic material (𝐴𝑙2𝑂3, 𝐴𝑙𝑁 or 𝑆𝑖3𝑁4). It conducts the heat generated by the 
chip to the cooling system and provides an insulation layer between the chip and the baseplate. 
Wire bond is typically used as the electrical interconnection between the top side of one chip and 
the other chips. 
1.1.2 High Current Power Modules with Multiple Devices 
The current rating of one device is usually determined by the device area. Considering the 
low yield rate in the wafer and thermal mechanical stress of the device, usually the device’s area is 
restricted. As a result, the current capability of a single chip is limited as well. Therefore, for high 
current power modules, multiple chips are paralleled to form one switch.  
To be specific, a switch is realized in each substrate where the switching devices (IGBT or 
MOSFET) and their anti-parallel diodes are placed physically close to each together. They are laid-
out on the same copper trace as they are at the same potential electrically. In fact, in most of the 
commercial DBC based high current power modules, multiple substrates of identical layout are 
paralleled as well in order to constitute one switch with high current ratings [2].  
Once each switch is realized, wire bonds and other interconnection methods (ribbon wires, 
flexible PCBs or top DBCs) are used to realize the interconnection between different switches. In 
commonly used power modules, a phase leg configuration is formed where one switch is used as 
an upper switch and the other as a lower switch.  
Figure 1.2 shows an example of a 1200V/300A module from Cree. Two identical substrates 
with the same layout construct the upper switch. Similarly, the lower switch is also composed of 
another two identical substrates. Then a phase leg configuration is realized with the aid of wire 
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bonds. All the substrates are soldered on the same baseplate, and only one cooling system is needed 
for the whole phase leg.  
 
Figure 1.2. 1200V/300A SiC power module layout from Cree. 
1.1.3 Parasitic Components of a Power Module and Their Impacts 
In terms of the electrical connections, different packaging techniques are utilized to 
interconnect different chips to realize certain circuit topologies. However, as can be seen from 
Figure 1.2, these interconnections in the package will introduce some extra parasitic components, 
e.g., parasitic resistance, parasitic inductance, and parasitic capacitance.  
All these parasitic components will affect the operation of the devices and circuits. For 
example, the parasitic resistance is undesirable as it will increase extra conduction losses during 
on-state. Therefore, the thickness of the direct bonded copper, the number, and gauge of wire bonds 
are all carefully selected in order to carry the desired current in package design. 
The parasitic inductance, on the other hand, will affect the device’s operation during 
switching transients. Figure 1.3 illustrates three main parasitic inductances present in a typical 
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phase leg module. Namely, they are gate loop parasitic inductance 𝐿𝑔𝑠, common source parasitic 
inductance 𝐿𝑐𝑚 and power loop inductance 𝐿𝑑𝑠.  
 
Figure 1.3. Parasitic parameters in a double-pulse test circuit. 
The gate loop parasitic inductance is mainly introduced by the gate wire bonds and external 
connections with the gate drive board. It will cause gate voltage swings during the switching 
transients, and those large gate voltage spikes can potentially exceed the limitations of the gate 
oxidation. Therefore, the gate drivers are located as close as possible to the devices or large external 
gate resistor is used to damp gate voltage ringing [3, 4]. 
The common source inductance 𝐿𝑐𝑚 is the inductance shared by power loop and gate loop. 
Physically, it can be either the common connections of these two loops or the mutual inductance 
between them. Kelvin connected gate-source design can effectively reduce the value of 𝐿𝑐𝑚 [5]. 
The parasitic inductance induced by the interconnections in packaging has significant 
effects on switching performance of the power semiconductor devices. It can lead to large voltage 
spikes during turn-off transients of active switches [6]. The undesired voltage spikes can potentially 
exceed the device’s voltage ratings and have a significant impact on the safe operation of fast 
L
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switching devices such as SiC and GaN [6, 7]. Figure 1.4 shows the simulated turn-off voltage and 
current waveforms of the active switch at different values of 𝐿𝑑𝑠. 
 
Figure 1.4. Simulation of turn-off transients of active switch at various 𝐿𝑑𝑠. 
As can be seen, under the same drive condition, the voltage spikes will be larger as 𝐿𝑑𝑠 
increases. Meanwhile, at increased switching speed (lower external gate resistors) or higher load 
current condition, the voltage spikes will be more severe.  
1.1.4 Cooling Advancement in Power Modules 
For both Si and WBG based device packaging, low thermal resistance is usually preferred. 
With smaller thermal resistance, the junction temperature would be lower at a given operating 
condition, and the system efficiency would be higher. Meanwhile, from the system’s thermal 
stability point of view, the system’s safe operating range can be extended [8]. Different packaging 
methods can be used to improve the power module’s thermal performance. 
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The thermal grease in Figure 1.1 constitutes a significant portion of the thermal resistance 
from the junction to ambient [9]. Therefore, in the Infineon HybridPack2 module design shown in 
Figure 1.5, the baseplate and the cold plate are integrated together by using a Cu baseplate with 
pin-fins which can be in direct contact with the coolant [10]. Thus, the thermal interface material 
(TIM) layer between baseplate and cold plate can be eliminated by directly soldering the substrate 
to the integrated pin-fin baseplate as shown in Figure 1.5 (a).  
 
                         (a) Structure schematics                                     (b) Bottom view of the module 
Figure 1.5. Infineon HybridPack2 module. 
Another example to eliminate the thermal grease is the 2010 Prius Hybrid III. A direct 
cooling structure is realized by directly brazing the substrates onto the cold plate as shown in Figure 
1.6 (a). It is indicated in [11] that the thermal efficiency can be improved by 30% compared to its 
previous version with thermal grease. To relieve the thermomechanical stress between the cold 
plate and substrate, the interconnection between them is punched.  
A similar approach is also implemented to a SiC power module shown in Figure 1.7 (a). It 
features an integrated direct cooling as shown in Figure 1.7 (b) where the substrate is directly 
soldered to the specially designed cold-baseplate. The cold-baseplate is made of a flat copper tube 
with crisscrossed fins shown in Figure 1.7 (c) [12]. It eliminates thermal grease and realizes 
integrated direct cooling. 
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(a) Cross section view of direct cooling module schematics 
 
(b) Cross section view of a real direct cooling module 
Figure 1.6. 2010 Prius direct cooling module [13]. 
         
             (a) Real photo of the prototype                  (b) Cross-section view schematics 
 
(c) X-ray view of the cold-baseplate 
Figure 1.7. 1200 V, 100 A all SiC phase leg power module [12]. 
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Apart from the typical structure with DBC substrate shown in Figure 1.1, Mitsubishi 
manufactured a transfer-molded power module (TPM) for use in hybrid electric vehicle [14]. Figure 
1.8 (a) illustrates the structure of the module. The chip is directly soldered on the thick copper heat 
spreader, and a thermal conductive insulation layer (TCIL) is arranged right beneath the thick 
copper and above the thin copper. The TCIL is a special insulation material with large thermal 
conductivity. The main benefit of this design is to reduce cost. In reference [15], it is stated that the 
transfer mold resin is cheaper than the ceramic substrate, injection case, and gel used in common 
wire bond module. Note that similar to the DBC substrate structure shown in Figure 1.1, thermal 
grease is still needed in the transfer-molded module for connection with the heat sink as illustrated 
in Figure 1.8 (b).  
 
(a) Cross-section view schematics 
 
(b) X-ray view of the cold-baseplate 
Figure 1.8. Mitsubishi TPM power module [9, 13]. 
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In the Nissan LEAF pure electric vehicle [16] shown in Figure 1.9, thin Cu foil and thermal 
grease are eliminated to reduce the thermal resistance. The chip is soldered on the thick copper bar 
and the exposed Cu bar is directly mounted onto a cold plate through an electrical insulation sheet. 
The sheet has a special composition and offers high thermal conductivity. Note that silicone gel is 
used instead of the molding resin. 
 
Figure 1.9. Nissan LEAF power module with Cu/thermal sheet structure [9]. 
As can be seen, only the bottom side of the chip is connected to the cooling system in all 
the power modules discussed above and the top side is dipped into the encapsulating material.  
To further improve the thermal performance, several manufacturers and research 
institutions have proposed the double-sided cooling concepts to utilize both sides’ contact area to 
conduct heat. Different realization methods of double-sided cooled power module will be discussed 
as follows.  
The first automotive power module with double-sided cooling was introduced and 
implemented in the Toyota LS 600 hybrid [17] as shown in Figure 1.10. Each module unit is one 
switch consisting of one Si IGBT and one Si freewheeling diode (FWD). It can be observed from 
Figure 1.10 (a) that the top side connection is implemented with a planar connection, where both 
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sides of the chip are soldered directly on the copper plates. It also enables the realization of double-
sided cooling as the Cu plates are fully exposed and can be connected to the cooling system directly. 
In this design, transfer molded material is used as encapsulation. Meanwhile, it provides 
mechanical support. To connect the Cu plates to the cold plate with electrical isolation and realize 
double-sided cooling, ceramic slices and thermal grease are used in between the cold plate and Cu 
plate on both sides. Figure 1.10 (b) shows the real module unit and the exposed Cu plate can be 
seen clearly. Twenty-four same module units were assembled on the special designed cold plate to 
realized double-sided cooling as shown in Figure 1.10 (c). The specially designed cooling tubes 
apply pressure to the module in order to reduce the contact thermal resistance [9].  
                  
             (a) Cross section view schematics                  (b) Real module of one switch 
 
(c) Modules connected with special designed cola plate 
Figure 1.10. Double-sided cooling power module in 2008 Toyota LS600 hybrid model [9].  
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However, in the previous double-sided cooling module, thermal grease is still used to join 
one side of the ceramic insulator to the Cu plate and the other side to the cold plate. The added 
thermal grease would increase the thermal resistance of the whole thermal path and impair the 
cooling performance.  
Several companies and institutions proposed other methods to realize double-sided cooling. 
In Delphi’s planar package [18] published in 2011, a DBC substrate was used on both sides to 
provide electrical insulations as shown in Figure 1.11. It contains one switch (one IGBT and one 
diode) in the module and needs further assembly with other modules to function as an inverter. To 
realize double-sided cooling, a pressure mechanism is needed to ensure a press contact of the 
module with the cooling system which adds assembly complexity [9]. 
 
Figure 1.11. Delphi planar bond power module with double-sided cooling [19].  
In 2012, Oak Ridge National Lab (ORNL) proposed another double-sided cooling power 
module named Planar-Bond-All (PBA) targeting at automobile traction drive applications [20]. In 
this design, a phase leg is packaged. As can be seen from the schematic of the design shown in 
Figure 1.12, the Si IGBTs and diodes are soldered in between two DBCs. Solder is selected to 
connect the two DBCs to the cold plate directly because of its high thermal conductivity compared 
with polyimide and thermal grease which is verified by simulation in reference [21].  
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Figure 1.12. Schematic of ORNL 1200 V, 200 A Si IGBT power module with double-sided cooling 
[20]. 
A planar-bond-all SiC power module with double-sided cooling is presented. The 
MOSFETs and diodes are sandwiched between the top and bottom substrate through soldering. The 
substrates are carefully patterned to achieve the electric interconnections [22]. To be directly cooled 
by air, two pin-fin base plates made of copper are soldered to the two substrates. Liquid cooling 
can also be realized with the implementation of a specially designed coolant manifold as illustrated 
in Figure 1.13.  
 
Figure 1.13. Liquid cooling design for ORNL 1200 V, 200 A Si IGBT power module with double-
sided cooling [22]. 
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1.2 Motivation and Objectives 
Three aspects will be discussed in the following sections based on the existing power 
module layouts for multi-chips. The objective, as a whole, is to provide some design considerations 
and guidelines when designing power modules with multi-chips in parallel. 
1.2.1 Low Parasitic Inductance Package with Double Sided Cooling 
For high current power modules with several chips in parallel, the load current is high and 
the voltage spikes will be more severe. To ensure safe operation of the device without sacrificing 
the switching speed, it is meaningful to reduce the parasitic inductance in the module design stage 
thus limiting the voltage spikes. In fact, with reduced power loop inductance, the dc-link voltage 
can be further increased to utilize the power rating of the devices fully.  
Meanwhile, considering the benefits of advanced cooling, it is preferred to design a module 
with double sided cooling. Therefore, the first objective of the dissertation is to design a power 
module with both low parasitic inductance and double sided cooling. 
1.2.2 Evaluation of Middle Point Inductance’s Effect on Switching Transients 
As discussed in the introduction, most existing high current power module designs start 
with forming one switch (active switch device in anti-parallel with diodes) through paralleling 
multiple devices and substrates as shown in Figure 1.2. Then a phase leg configuration is realized 
by connecting among these different switches. From another angle, the layout can also be perceived 
as forming a phase leg as the base unit first. Then the phase leg is scaled in one dimension in order 
to achieve the required current ratings. Figure 1.2 is replotted below with an indication of the 
scaling approach. 
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Figure 1.14. Scaling of a phase leg in conventional power modules. 
However, as has been discussed in [23], one of the drawbacks of this phase leg layout is 
the large power loop inductance due to the long commutation path from the anti-parallel diodes of 
the upper switch and the switching device in the lower switch.  
As one of the solutions, the P-cell/N-cell layout can effectively minimize the switching 
loop by placing the devices inside each commutating cell physically close to each other. Meanwhile, 
decoupling capacitors can be embedded into each cell to decouple external power loop inductances. 
In most of the existing power modules with P-cell/N-cell concept, the current rating is low 
and only a few dies are paralleled for one switch. Consequently, most of the paralleled devices are 
scaled in one dimension as shown in Figure 1.15. As more devices are scaled in one dimension, the 
device far away from the decoupling capacitors will experience higher voltage spikes during turn-
off. Therefore, given a specific voltage requirement, the maximum number of devices or the 
switching speed of the device will ultimately be limited. Consequently, to achieve higher power 
ratings with more paralleled dies, it is advisable to scale in two dimensions as shown in Figure 1.16. 
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Figure 1.15. Scaling of P-Cell in one dimension. 
 
Figure 1.16. Scaling of P-Cell in two dimensions. 
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However, there are several fundamental knowledge needs to be understood before scaling 
the layout. In terms of scaling, two different methods can be used. The first method is split scaling 
where all the N-cells and P-cells are scaled independently at the initial stage, then their middle 
points are connected afterward as shown in Figure 1.17.  
 
Figure 1.17. Illustration of split scaling. 
Identical scaling, on the other hand, connects the middle point of an N-cell and the middle 
point of a P-cell first forming a basic scalable unit as shown in Figure 1.18. Then the basic units 
are scaled in two-dimensions. The identical scaling method is similar to the scaling method utilized 
in traditional Si IGBT module layout except that the P-cell, N-cell design concept is implemented 
and decoupling capacitors are embedded in each basic unit.   
P-N Cell Units 
……Cd Cd ……Cd Cd……
 
Figure 1.18. Illustration of identical scaling. 
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For both split scaling and identical scaling methods, the output or middle point of each cell 
needs to be connected. This is realized either through DBC-level copper trace connection or 
external connections. For all cases, a new parasitic inductance parameter 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 will be introduced 
as shown in Figure 1.17 and Figure 1.18. In the case of split-scaled power modules, the value of 
𝐿𝑚𝑖𝑑𝑑𝑙𝑒 is larger than that of identical-scaled design. Therefore, before selecting the proper scaling 
method for designing a power module with multi-chips, the effect of the middle-point inductance 
on the device’s switching performance should be evaluated. As the second objective of this 
dissertation, the effect of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 on device’s switching transients are evaluated for the split scaling 
case.   
1.2.3 Evaluation of Thermal Coupling’s Effect on Paralleled Devices 
The uneven distribution of dynamic switching loss between paralleled devices is always a 
concern for paralleling multiple devices. The asymmetric power loop inductance, gate loop 
asymmetry and discrepancies among devices’ parameters will cause different switching timings 
among paralleled devices thus leading to uneven switching losses. Unlike the self-balance of 
conduction loss due to the positive temperature coefficient of on-resistance, this unbalanced 
switching loss can potentially cause temperature differences among paralleled chips in steady state. 
However, previous studies only investigated the dynamic switching loss differences in one 
pulse. Since the paralleled devices are also thermally coupled, a complete electrothermal model is 
needed to discover the steady state junction temperature of each device with unbalanced dynamic 
switching loss. Therefore, another goal of this thesis is to implement the thermal model together 
with the electrical model and discover the role of thermal coupling’s effect on paralleled devices 
with balanced and unbalanced switching loss.  
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1.3 Thesis Organization 
This thesis is organized as follows. Chapter 2 gives a literature review on these different 
topics. First, existing low parasitic inductance power modules with both single-sided and double-
sided cooling are reviewed. Then a literature review on the middle-point inductance’s effect on 
switching transients for split scaled power modules is conducted. Thermal coupling’s effect on 
paralleled devices is also summarized in the end.  
Based on the literature reviews, a low parasitic inductance SiC power module with double-
sided cooling is designed. The detailed parasitic extraction method and experimental verification 
are discussed at the beginning of Chapter 3. Following that, different low parasitic layouts are 
compared, and a low parasitic power module with double-sided cooling is designed and fabricated. 
Detailed simulation and experiment results regarding the low parasitic design will also be given in 
Chapter 3. 
Chapter 4 presents the evaluation of middle-point inductance’s effect on split scaled power 
module device’s switching transients. A dedicated SiC power module is designed to facilitate the 
research. Detailed analysis and experiment results are conducted at different conditions to evaluate 
the middle-point inductance’s effect on turn-off voltage spikes of active switch and turn-on voltage 
spikes of the synchronous device. Meanwhile, since a new chip is used (1200V SiC trench 
MOSFETs from Rohm), its characteristics are evaluated as well in Chapter 4. 
Chapter 5 investigates thermal coupling’s effect on balancing steady state junction 
temperature of paralleled devices with different dynamic switching losses. Finite element analysis 
based simulation of coupled and decoupled thermal systems are built to evaluate the junction 
temperature differences among paralleled chips with and without dynamic switching loss difference. 
Based on the simulation result, a thermal model is extracted and used for evaluation of junction 
temperature differences at different coupling coefficients. Two power modules are then fabricated 
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with the same devices and structure except that the coupling coefficient is different. Uneven power 
losses are distributed to each paralleled device, and their steady state junction temperatures are 
recorded for comparison. 
Chapter 6 summarizes the thesis and key contributions. Furthermore, some future work is 
covered. 
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Literature Review 
In this chapter, the state-of-art low parasitic inductance power modules with both single-
sided and double-sided cooling are reviewed and summarized first. Then a literature review on the 
middle-point inductance’s effect on switching transients for split scaled power modules is 
conducted. Thermal coupling’s effect on paralleled devices is summarized lastly. 
2.1 Review of Low Parasitic Inductance Power Modules 
Different low parasitic inductance power modules have been designed, and these modules 
will be presented mostly in a chronological order in the following section. It is noted that the voltage 
rating of the reviewed modules is above 650 V. The IC level low-parasitic design will not be 
discussed in the thesis. Meanwhile, since existing low parasitic designs are mainly for SiC power 
modules or high current Si IGBT modules, only low parasitic inductance designs for vertical 
structure devices are reviewed. GaN power modules are still in the developing stage, and their 
lateral structure will lead to different low parasitic inductance designs. Therefore, existing low 
parasitic GaN designs are not included in this thesis.  
2.1.1 Low Parasitic Inductance Modules with Single-sided Cooling 
In 2010, Vincotech presented a low parasitic inductance design where an additional low-
inductive high-resistance current path is implemented in the module in addition to the low-resistive 
high-inductance path for continuous operation [24]. The low inductive path is realized by adding 
an additional PCB bridge (with DC+ and DC- overlapped) to the substrate. The terminals of the 
PCB bridge are then connected to the main PCB close to the on-board capacitors. The PCB bridge 
helps to bypass the large parasitic inductance introduced by the long bus terminal screw connection 
at high frequency. As a result, the power loop inductance is mainly determined by the current path 
inside the substrate level. 7nH of inductance in the power loop is measured experimentally. 
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In the meantime, as shown in Figure 2.1 (a), GE introduced a low parasitic single switch 
SiC power module with power overlay [25]. A phase leg configuration can be implemented with 
the aid of a specially designed blade connectors shown in Figure 2.1 (b). The power loop inductance 
is 5 nH, and laminated bus bar can be directly connected to the module with the aid of blade 
connectors. 
                 
   (a) Switch package with power overlay           (b) Cross section view of a phase leg assembly  
Figure 2.1. GE low parasitic inductance package design [25]. 
In reference [23], a low parasitic phase leg module is fabricated utilizing the P-cell/N-cell 
concepts. The loop inductances of these modules are 6.5 nH. A similar design is presented in a later 
work and 4.8 nH is achieved [26]. To eliminate the external parasitic inductance introduced by 
connector and external bus bars, decoupling capacitors are integrated inside the module. Figure 2.2 
illustrates the fabricated module. 
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Figure 2.2. CPES 1200 V, 60 A SiC phase-leg module [26]. 
Utilizing gold stud bump and placing PCB on top of the devices, reference [27] further 
reduced the parasitic inductance to 0.86 nH by confining the commutation loop area within the 
thickness level of the device as shown in Figure 2.3. The decoupling capacitors are placed right on 
top of the PCB. 
As can be seen from Figure 2.3, the current commutation path is shifted from the X-Y plane 
(device’s length and width dimensions) to the X-Z plane (device’s length and height dimensions). 
Compared with the width of the device (usually in the range of several mm), the device’s height is 
less than several hundred micrometers. Consequently, the current commutation loop area can be 
effectively reduced thus realizing low parasitic inductance. However, to realize this 3D package 
design, new packaging techniques are needed and their long-term reliability is a concern. 
Similarly, reference [28] also minimized the commutation loop area by implementing a 
specialized triple-conductor double-ceramic multi-layer substrate. A laminated design is realized, 
and the loop inductance is 4.5 nH. Figure 2.4 shows its structure and current commutation path. 
3D all-sintering low parasitic SKiN module is introduced by Semikron in 2014. As 
discussed in [29], a laminated structure similar to laminated bus bar is realized by utilizing the 
flexible PCB’s tops as the negative bus. In this way, the parasitic inductance inside the module can 
be significantly reduced making it especially desirable for fast-switching SiC devices. Figure 2.5 
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Figure 2.3. Cross section view of Fraunhofer, ETH low parasitic module [26]. 
                
                                    (a) Concept diagram              (b) Actual Module  
Figure 2.4. Cross section view of Nissan research center, Fuji electric low parasitic module [28]. 
                
Figure 2.5. Cross section view of Nissan research center, Fuji electric low parasitic module [29]. 
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shows its structure from cross section view. 1.4 nH loop inductance is realized for the module, and 
3.2 nH is obtained from the decoupling capacitor terminal. 
However, as summarized in Table 2.1, all these previous designs are only capable of single-
sided cooling, and it is desirable to design a module with both low parasitic inductance and good 
thermal performance. 
Table 2.1. Summary of low parasitic inductance power modules with single-sided cooling. 
Organization 𝑳𝒅𝒔 Comment 
Vincotech 7.00 nH  
GE 5.00 nH 
Blade connector is used,  
laminated bus bar design 
UTK 6.50 nH 
Applies P-cell, N-cell  
concepts to module design 
CPES 4.80 nH 
Embeds decoupling caps, 
laminated bus bar connection 
Fraunhofer 
ETH 
0.86 nH 
3D design, 
Embeds decoupling capacitor 
Nissan 
Fuji 
4.50 nH 
Multi-layer substrate is used, 
laminated bus bar connection 
Semikron 3.2 nH Flexible PCB on top to realize 3D design 
 
2.1.2 Low Parasitic Inductance Modules with Double-sided Cooling 
The loop inductance of most existing double-sided cooling module is not optimized. In a 
Si IGBT double-sided cooled module used in commercial hybrid electric vehicle [30], a single 
switch is cooled from both sides. However, long copper bars are used to realize a phase leg 
configuration resulting in a large value of parasitic inductance. Figure 2.6 shows the double-sided 
cooled switch module. 
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Figure 2.6. Double-sided cooling switch from Denso [30]. 
In another SiC double-sided cooled module [31], the commutation loop area is still large 
as it is not confined to the thickness level of the device. Figure 2.7 shows its design structure and 
the current commutating path. 
 
Figure 2.7. The structure of double-sided cooling phase-leg module from ORNL [31]. 
Based on the resin mold module design in [30], a recent commercial low parasitic (7.5 nH) 
SiC module is developed by confining the commutation loop in the thickness level of the device 
[32]. A laminated design is realized as shown in Figure 2.8, and the terminal is directly connected 
to laminated bus bars. However, thermal grease is required as the heat spreader is used in the resin 
mold module thus limiting its thermal performance. 
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(a) Current path and structure of the module 
 
(b) Fabricated three-phase inverter module 
Figure 2.8. Low parasitic three-phase double-sided module from Denso [32]. 
In reference [33], a low parasitic Si IGBT module is designed with double-sided cooling. 
Utilizing state-of-art double-etching three-layer copper substrate, the loop area is minimized as 
shown in Figure 2.9. In terms of system integration with the external bus bar, a specially designed 
power edge connector (PEC) is used and the phase-leg module can be directly inserted into the 
connector. Meanwhile, high-frequency decoupling capacitors with suitable size can be embedded 
in the connector as well as illustrated in Figure 2.9 (c). However, the design is complicated and not 
cost-effective as double-etching and multi-layer substrates with vias are required. 
In 2016, a high-density power chip on bus (PCoB) module is introduced which also features 
low parasitic inductance [34].  Figure 2.10 shows the structure view for one switch. As a coefficient 
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                 (a) 3D Structure Model                                            (b) Cross section view 
 
(c) Connection between power module and power edge connector 
Figure 2.9. Low parasitic double-sided module from University of Nottingham, and University of 
Parma [33]. 
 
Figure 2.10. Structure of the low parasitic design from NCSU [34]. 
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of thermal expansion (CTE) buffer between the chip and substrate, molybdenum spacers are used 
which helps to reduce the thermal-mechanical stress. However, only the value of parasitic 
inductance of one switch is given, and the total loop inductance can be affected by external 
connections. 
Another 3D low parasitic inductance double-sided power module is presented at the same 
time [35]. The power chip on chip (PCOC) concept is realized. The chips are embedded in the 
insulation material and then connected to the copper through micro-vias.  These micro-vias are 
realized with the help of laser drilling and electroplated copper process. Figure 2.11 shows the 
structure of the power module, and no obvious voltage spike is observed from experiment results. 
The power loop inductance is less than 2 nH and is mainly determined by the location of decoupling 
capacitors. 
 
Figure 2.11. Structure view of the low parasitic design with embedded die technology from Univ. 
Grenoble Alpes, CNRS, G2Elab and Mitsubishi Electric R&D Center Europe [35]. 
Similar to Table 2.1, the above mentioned low parasitic inductance modules with double-
sided cooling are summarized in Table 2.2. It can be seen that minimizing the current commutation 
loop and embedding decoupling capacitors are two effective ways to reduce power loop inductance 
values. 
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Table 2.2. Summary of low parasitic inductance power modules with double-sided cooling. 
Organization 𝑳𝒅𝒔 Comment 
Denso Not given 
Inductance is large due to the long copper bar 
connection 
ORNL 6.03 nH 
Parasitic inductance  
is not optimized 
Denso 7.50 nH 
Parasitic inductance is reduced,  
but thermal grease is needed to connect the module 
to a heat sink 
The University of 
Nottingham, 
University of 
Parma 
Not given 
Parasitic Inductance is small, Double etching and 
multi-layer substrate is used, 
Power edge connector is designed for system 
integration 
NCSU Not given 
Molybdenum spacers are used, 
𝐿𝑑𝑠 for single switch is 8nH, 
Loop inductance will vary depending on connection 
between top and bottom switches 
G2Elab, 
Mitsubishi 
< 2 nH 
Embedded die technology is used, 
Micro-vias for vertical interconnection, 
No obvious voltage overshoot is observed 
 
2.2 Middle Point Inductance’s Effect on Switching Transients 
As discussed in Chapter 1, the effects of gate loop parasitic inductance, power loop 
parasitic inductance and common source inductance on a device’s switching have been studied 
previously. For power modules with multiple chips in parallel and scaled in a split way, a new 
parasitic inductance will be introduced between the middle points of P-cells and N-cells as shown 
in Figure 1.17. The middle point inductance 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 can be formed by either DBC level copper 
trace or external bus connections. For power modules with single chip or power modules with 
identical scaling method, 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 is small and can be ignored. 
 However, for high current multi-chip power modules with P-cell, N-cell split scaling 
design, a long copper trace is needed to connect the middle points of both P-cells and N-cells. In 
this case, the middle-point inductance should be considered during the switching transients. 
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Previous publications [36, 37] discussed the role of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 in split converter topology. 
Both pointed out that the turn-on loss can be reduced in split converter designs since 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 helps 
to decouple the N-cell with P-cell thus eliminating the 𝐶𝑜𝑠𝑠 losses due to the other phase leg. In 
reference [36], the benefits of reduced dv/dt at output terminal and decreased cross-talk effect are 
observed in split converters. The author also points out the turn-off loss will increase with an 
increase of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒. 
However, the value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 in those split converters are large: usually in the range of 
tens of uH. For multi-chip power modules with P-N-cell split scaling design, 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 is in fact, 
within several hundred of nH. With a small value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒, the middle point inductance will 
actually participate more actively in the switching transients.  
Moreover, none of these aforementioned studies exploit the effect of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 on a device’s 
voltage spikes during active switch’s switching transients. Since the voltage spike is an important 
factor determining the number of paralleled devices and switching speed, it is meaningful to have 
a better understanding of the effect of  𝐿𝑚𝑖𝑑𝑑𝑙𝑒 on device’s switching transients. In Chapter 4, 
detailed analysis and experiment results will be provided to evaluate its effect on the voltage 
overshoots of both switching devices and their anti-parallel diodes. 
2.3 Thermal Coupling’s Effect on Steady State Junction Temperature Differences 
among Paralleled Devices 
The dynamic current distribution for paralleled devices is not always balanced during the 
switching transients. It has been studied that the device’s threshold voltage variation [38-41] and 
the circuit layout mismatches can [42, 43] lead to unbalanced dynamic current among paralleled 
devices during turn-on transients. 
This unbalanced switching current can lead to different switching losses among paralleled 
devices. If the junction temperature of one device is increased because of excessive switching loss, 
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its threshold voltage will drop. Consequently, more turn-on loss will be generated, and this device 
will be more thermally stressed compared to other devices. This negative temperature coefficient 
attribute of turn-on loss distribution brings concern about long-term reliability for paralleling 
devices. Therefore, several symmetric package layout designs [44, 45] and active balancing 
methods [38, 46, 47] have been proposed. 
Still, all these concerns are based on the testing result in one pulse. In terms of the concern 
for steady-state junction temperature difference, the thermal model will also play a role. 
Specifically, the thermal coupling’s effect on steady state junction temperature imbalance should 
be considered. It has also been discussed previously that thermal coupling can help to balance the 
junction temperature of paralleled devices [48]. However, there are no quantitative studies 
discussing how effective thermal coupling will affect the junction temperature imbalance. Though 
in a recent literature [49], a complete electrothermal model is proposed; it still does not focus on 
the evaluation of thermal coupling’s effect on steady state junction temperature imbalance due to 
unbalanced switching losses.    
In Chapter 5, the effect of thermal coupling on paralleled devices is studied considering 
balanced and unbalanced switching loss. By introducing the coupling coefficient, a quantitative 
curve is derived to vividly illustrate thermal coupling’s effect on steady state junction temperature 
imbalance. 
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Parasitic Inductance Extraction and Design of Low Parasitic Inductance Power 
Module with Double-sided Cooling  
As discussed in Chapter 1, it is meaningful to reduce the parasitic inductance in the module 
design stage thus limiting the voltage spikes and ensuring safe operation of the device without 
sacrificing the switching speed. Meanwhile, it is desirable to design a module with double sided 
cooling as well to fully exploit the power capability of the devices. Therefore, the goal of this 
chapter is to design a power module with both low parasitic inductance and double sided cooling. 
Chapter 3 is organized in the following sequences. To begin with, the parasitic inductance 
extraction method in the simulation is discussed first. The simulated parasitic inductance values are 
compared with theoretical calculations, and further verified in an experiment result with a 3D 
planar-bond SiC power module. Once the extraction method in simulation is validated, different 
low-parasitic inductance power module designs with double-sided cooling are compared, and one 
design is selected as a tradeoff between electrical and thermal performance. The proposed low 
parasitic inductance double-sided cooling design is implemented, and a 1200V/ 50A SiC power 
module is fabricated. Experiments are conducted to reveal the benefits of reduced parasitic 
inductance.  
3.1 Parasitic Inductance Extraction in Simulations 
The electromagnetic modeling of the interconnection configuration in a package is an 
effective way to calculate the value of parasitic inductance in the design stage. Previous papers [50-
52] have dealt with the extraction of power loop parasitic inductance for power module packages 
with the aid of Ansys Q3D Extractor. However, only a single lumped value is extracted, and few 
studies correlate the meaning of the extracted parasitic inductance value to the switching transients. 
Reference [53] shows that the lumped power loop parasitic inductance for a TO-220 packaged GaN 
 
33 
device is different during turn-on and turn-off process. It indicates that the parameters of the 
parasitic components are closely related to the devices’ operation conditions.  
A step-by-step procedure is taken to conduct the research. First, the validity of the 
simulation results is first verified through comparison with theoretical calculations for some simple 
geometries.  
3.1.1 Simulation of Simple Round Wire 
The parameters of a straight conduction wire are shown in Figure 3.1 and a model is built 
in Q3D as well. Theoretically, with and without considering the skin effect, the partial inductance 
expression for a round wire can be illustrated by the following two equations respectively for the 
high-frequency and low-frequency range [54]: 
𝐿𝑝,𝐻𝐹 =
1
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− 1)                                                        (1) 
𝐿𝑝,𝐿𝐹 =
1
5
𝑙 ∙ (𝐼𝑛
4𝑙
𝑑
−
3
4
)                                                        (2) 
where 𝑙 and 𝑑 are the length and diameter of the wire respectively. 
 
          (a) Wire Parameters                             (b) Geometry in Q3D 
Figure 3.1. Straight round wire simulation. 
Then, considering the mutual inductance, the cases of two round straight round wires 
carrying current in the same direction are simulated and compared as shown in Figure 3.2. Similarly, 
the total partial inductance expression for two paralleled round wires is: 
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𝐿𝑡𝑜𝑡𝑎𝑙 = 0.5(𝐿𝑝 + |𝑀𝑝|)                                                    (3) 
where 𝐿𝑝 is obtained from equation (1) or (2) depending on the frequency range; 𝑀𝑝 is the mutual 
inductance between the two wires and is calculated by [54]:  
𝑀𝑝 =
1
5
𝑙 ∙ (𝐼𝑛 (
𝑙
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𝑙
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2
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)
2
+ 1 +
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𝑙
)                        (4) 
𝑠 is the spacing between two parallel wires. 
 
          (a) Wire Parameters                             (b) Geometry in Q3D 
Figure 3.2. Paralleled straight round wire with currents in the same direction. 
The calculated theoretical result and simulated result are summarized in Table 3.1 and 
Table 3.2. The simulated value matches the theoretical calculations at both low frequency and high 
frequency range indicating a trustworthy simulation result with this software. Also, it is observed 
that the mutual inductance plays a role for wires carrying current in the same direction: the larger 
the mutual inductance, the larger the total inductance value. 
Table 3.1. Theoretical calculation and simulation result comparison for single round wire. 
Frequency 
Inductance Value 
Theoretical Calculation Simulations 
DC 24.49 nH 24.70 nH 
high frequency 22.74 nH 22.98 nH  
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Table 3.2. Theoretical calculation and simulation result comparison for paralleled round wire 
with currents in the same direction. 
Frequency 
Inductance Value 
Theoretical Calculation Simulations 
DC 18.46 nH 18.57 nH 
high frequency 17.59 17.61 nH  
 
3.1.2 Simulation of Paralleled Wire Bonds 
Wire bonds are usually used in today’s commercial power modules as the interconnection 
between the device and the direct-bonded-copper substrate. The number of wire bonds is typically 
determined by the current rating of the device and the current capabilities of each wire bond. 
Usually, some design margin is considered and the number of wire bonds together with the gauge 
of wire bonds are varied to meet the requirement. As a result, different combinations can be 
obtained for the same current capability. Since all the wire bonds carry current in the same direction, 
the selection of the number and gauge of wire bonds will eventually affect the total inductance 
value. This effect is studied through simulations as follows. Figure 3.3 (a) shows two wire bonds 
in parallel with their parameters illustrated in Figure 3.3 (b). To obtain a fair comparison of 
inductance value at a different number of wire bonds, the following assumptions are made: 
• The parameters of each wire bond are the same. 
• The wire bonds are equally spaced along the width of the bonded chip; 
• For each simulation, the width of the bonded chip is the same (8 mm is used in the simulation). 
 
    (a) Wire Parameters                      (b) Geometry in Q3D 
Figure 3.3. Parasitic inductance extraction for wire bonds. 
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Figure 3.4 (a) shows the location of each wire bond in the case of 2 wire bonds in parallel 
and 3 wire bonds in parallel respectively. The wire bond’s material is assigned to aluminum in Q3D. 
When the total number approximate infinity, an aluminum bar is simulated as shown in Figure 3.4 
(b). Figure 3.5 shows the simulated inductance value at 100 MHz for both 10 mil and 15 mil gauge 
wire bonds. The inductance value indeed decreases with increasing numbers of wire bonds. 
However, due to the width limitation of the chip and effect of mutual inductance, the rate of change 
of inductance is slower at a higher number of wire bonds. Thus, the total inductance value cannot 
be effectively reduced by simply increasing the number of wire bonds. For this specific case, the 
lowest obtainable inductance value is around 3nH as indicated by the upper triangle marker in 
Figure 3.5. This represents the case of aluminum bar. 
            
(a) Location of wire bond for 2 and 3                            (b) Aluminum bar in Q3D 
Figure 3.4. Location of wire bonds with different numbers. 
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Figure 3.5. Inductance values for wire bonds with different numbers and gauges. 
3.1.3 Simulation Extraction of Power Loop Inductance for a 3D Planar Bond Package 
In the previous simulations of simple round wires and wire bonds, only partial inductance 
is simulated. The voltage spikes during the switching transients are caused by the loop inductance. 
This loop inductance is formed by several intervals of partial inductances and their mutual 
inductance’s effect.  To accurately derive a lumped power loop inductance from a certain package, 
it is necessary to identify the partial inductance contributing to the loop inductance first. The 
identification procedure is related to the switching transients of the active switch. Therefore, 
different values of loop inductances can be obtained at different switching intervals. In this section, 
a 3D planar-bond package is used as an example to illustrate the procedure of power loop 
inductance extractions considering the switching transients. 
Detailed design of the module is discussed in [31], and the double-sided planar-bond 
module is shown in Figure 3.6. Without taking into consideration the mutual inductance, the 
extracted partial parasitic values for each interconnection of the module are shown in Figure 3.7. 
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                   (a) Module design structure                                    (b) Circuit schematics 
Figure 3.6. 3D Planar-bond-all module design and schematics. 
 
Figure 3.7. Extracted parasitic parameters without considering mutual inductance. 
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However, the extracted parameters in Figure 3.7 do not determine the exact value of the 
total power loop inductance, which is usually a lumped parameter considering the current density 
distribution and the effect of mutual inductance. A detailed analysis of lower MOSFET turn-off 
process at heavy load is shown as follows, and the method to determine the lumped power loop 
inductance value will be illustrated. 
In the lower device turn-off process, the drain-to-source voltage of the lower MOSFET is 
initially increased to the bus voltage during the dv/dt period as shown in Figure 3.8. Following it, 
the upper diode is turned on, and the current began to shift from the lower device to the upper diode. 
 
Figure 3.8. Simulated switching off transients waveforms in LTspice. 
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 During this di/dt period, there is still some current flowing through the lower MOSFET 
channel. Therefore, the whole power loop is illustrated in red as shown in Figure 3.9. In other words, 
only those partial inductances in red contribute to the power loop inductance and the field coupling 
effect among those inductances should be considered.  
With the help of Ansys Q3D, the lumped value of power loop inductance considering the 
field coupling effect can be obtained. The anti-parallel diode of the lower MOSFET is modeled as 
a junction capacitance with single value during the whole turn off process as indicated in Figure 
3.9. The current density distribution is illustrated in Figure 3.10 as well. 
 
Figure 3.9. Power loop parasitic inductance path during di/dt transient. 
 
Figure 3.10. Current density distribution during di/dt transient. 
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During the di/dt period, the parasitic inductances adjacent to the lower diodes are not 
contributing to the power loop inductance calculations because the current is small compared to 
channel current. However, in the ringing process, the lower MOSFET is modeled as a junction 
capacitor. The junction capacitor of the MOSFET and diodes together resonates with the power 
loop inductance. Therefore, all partial inductances will contribute to the lumped power loop 
inductance as illustrated in red in Figure 3.11. 
 
Figure 3.11. Power loop parasitic inductance path during ringing periods. 
The simulated results are obtained as summarized in Table 3.3. It can be seen that the 
parasitic inductance values during di/dt and the ringing period are different for both upper and 
lower devices. Meanwhile, due to the asymmetric package design, there is some discrepancy 
between the turn-off power loop inductance values of upper and lower device. 
Table 3.3. Q3D simulation results for turn-off power loop inductance values. 
Condition (@100MHz) Upper Device Lower Device 
Turn off Loop 
Inductance 
During di/dt 6.01 nH 6.03 nH 
Ring period 5.73 nH 5.82 nH 
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3.1.4 Experiment Extraction of Power Loop Inductance for a 3D Planar Bond Package 
Experimental parasitic extraction of the module is implemented to verify the simulation 
extraction method. A dedicated module is fabricated, and a double-pulse test set up is built as shown 
in Figure 3.12.  
 
Figure 3.12. Double pulse test set up. 
The module is specially designed with access to the device’s drain-source voltage 
𝑉𝑑𝑠_𝑘𝑒𝑙𝑣𝑖𝑛 directly through a kelvin connection as shown in Figure 3.13 (a). For the circuit diagram 
of 3D planar-bonded module’s double pulse test shown in Figure 3.13 (b), the decoupling 
capacitors are located on the DPT board and the drain-source current of the MOSFET can be 
obtained from the shunt. Only parasitic inductance and resistance of the package exist in between 
those two voltage sense points. Therefore, with a knowledge of the rate of change of current during 
turn-off, the parasitic inductance of the power can be extracted directly by comparing the kelvin 
sensed drain-source voltage 𝑉𝑑𝑠_𝐾𝑒𝑙𝑣𝑖𝑛 with the terminal voltage 𝑉𝑑𝑠_𝑃𝑁. 
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(a) Fabricated module                                   
 
(b) Circuit diagram for 𝐿𝑑𝑠 extraction 
Figure 3.13. 3D planar-bond-all module. 
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Figure 3.14 shows the experiment turn-off waveforms of 𝑉𝑑𝑠_𝑘𝑒𝑙𝑣𝑖𝑛 , 𝑉𝑑𝑠_𝑃𝑁  and drain 
current of the lower device at 600 V, 46 A load current with 10 Ω gate resistor. Both the kelvin 
𝑉𝑑𝑠_𝑘𝑒𝑙𝑣𝑖𝑛 and terminal 𝑉𝑑𝑠_𝑃𝑁 are measured using the same probe but at different times. The kelvin 
𝑉𝑑𝑠_𝑘𝑒𝑙𝑣𝑖𝑛 waveform is reproduced in Matlab to compare with the terminal 𝑉𝑑𝑠_𝑃𝑁. Based on the 
cursor data value shown in Figure 3.14, the di/dt rate is calculated to be -4.08A/ns. The voltage 
difference between 𝑉𝑑𝑠_𝑘𝑒𝑙𝑣𝑖𝑛  and 𝑉𝑑𝑠_𝑃𝑁  is 26.90 V. Thus, the calculated power loop parasitic 
inductance value is: 
𝐿𝑙𝑜𝑜𝑝 𝑏𝑎𝑠𝑒 = 𝐿𝑒𝑥𝑡 = 26.9V/(4.08A/ns) = 6.59 nH                            (5) 
 
Figure 3.14. Experimental turn-off waveforms of lower MOSFET in baseline module. 
Compared with the simulated value 6.03nH in Table 3.3, the experiment result matched 
well with the simulation result. Moreover, as can be seen from Figure 3.14, the parasitic inductance 
of the power module only contributes to 26.90 V in terms of the voltage spikes while the total 
voltage overshoot is 100.6 V. The rest 73.26% of the voltage overshoot is caused by the double 
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pulse test board layout and connectors between DPT board and power module. To verify that, 
another parasitic inductance simulation is carried out including both the power modules and the 
PCB layout. The real PCB layout is directly exported from Altium designer, and its dielectric 
thickness and copper thickness are adjusted in AnsoftLinks. Afterward, the PCB geometry is 
imported to Ansys Q3D and physically connected to the power modules thus forming the complete 
power loop. In the simulation, the excitation source and sink are assigned to the positive and 
negative pads of the on-board ceramic capacitors. Figure 3.15 illustrates the geometry of PCB board 
together with the power module in Ansys Q3D. 
 
Figure 3.15. Simulation of real PCB layout together with power module package. 
Table 3.4 summarizes the simulation results considering both upper switch and lower 
switch turning off. The total power loop inductance is increased from 6.03 nH to 23.03 nH if the 
PCB boards are considered. The PCB introduced loop inductance contributes to 73.82% of the 
whole power loop inductance. Therefore, it is necessary to place decoupling capacitors at the 
terminal of the power modules to decouple those parasitic inductances introduced by either PCB 
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board or bus bar. A two-stage decoupling design is needed to further reduce the total parasitic 
inductance value. Only in this way, the total power loop inductance of the power module will be 
solely determined by the package’s parasitic inductance, and reducing the package’s parasitic 
inductance becomes meaningful. 
Table 3.4. Q3D simulation results for turn-off power loop inductance values with DPT PCB. 
Condition (@100MHz) Upper Device Lower Device 
Turn off Loop 
Inductance 
During di/dt 23.00 nH 23.03 nH 
Ring period 21.78 nH 22.31 nH 
 
Aside from extracting the parasitic inductance of the module, the switching loss of this 
1200V/50A SiC power module is tested at various load conditions and gate resistors with a DC-
link voltage of 600 V. The turn-off loss data is shown in Figure 3.16. Figure 3.17 and Figure 3.18 
illustrates the turn-on and total switching loss. All loss data is tested at room temperature. 
 
Figure 3.16. Turn-off loss of the 3D planar-bond-all module at 600 V. 
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Figure 3.17. Turn-on loss of the 3D planar-bond-all module at 600 V. 
 
Figure 3.18. Total switching loss of the 3D planar-bond-all module at 600 V. 
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3.2 Low Parasitic Inductance SiC Power Module Design with Double-sided Cooling 
Based on the literature reviews on low parasitic inductance power modules in Chapter 2 
and the discussions in the previous section, three main techniques should be considered in designing 
a low parasitic inductance module: 
• The current commutation loop should be confined to a small area. To realize this, the P-cell/N-
cell concept layout should be adopted first. Moreover, it is preferred to utilize various 
packaging techniques to obtain a laminated design structure to further reduce the current 
commutation loop area. 
• High-frequency ceramic decoupling capacitors should be embedded in the terminal of the 
package. Also, their location should be as close as possible to the devices. The value of these 
capacitors in total should be large enough to fully decouple the external parasitic inductance 
introduced by terminals, bus bars, and other connections. 
• An easy connection between power module’s bus terminal and DC-link bus terminals is 
desirable. 
The 3D planar-bond package is used as a baseline for improving its electrical performance: 
mainly reducing the value of power loop parasitic inductance. Different designs are compared first, 
and a final design is selected and manufactured. The fabricated SiC power module is tested in the 
experiment for verification purpose. 
3.2.1 Preliminary Simulation Comparison of Different Layouts  
At first, a simple modification is made to the baseline module by changing the location of 
the bus terminals. As can be seen in Figure 3.11, the current from negative terminal travels a long 
path to the lower switch compared to the distance between the upper switch and positive terminal. 
By moving the P, N terminals to the center part of the module, the power loop can be reduced 
slightly and the values will become more symmetric for upper and lower devices.  
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Figure 3.19 shows its mechanical layout in Solidworks, and all the layout dimensions 
remain the same for both modules. The geometry is exported to Ansys Q3D, and the power loop 
inductance of the lower device during di/dt is simulated to be 5.24 nH. It is reduced slightly 
compared to the simulation result of the baseline module in Table 3.3. The current distribution 
comparison of the baseline module and modified 3D planar bond all module is shown in Figure 
3.20.  
 
Figure 3.19. Modified 3D planar bond all package layout design. 
Still, the commutation loop is large as it is mainly in the X-Y plane where its dimensions 
are determined by the length and width of the device plus spacing between devices. It is desirable 
to further reduce the commutation loop by shifting one of the dimensions to the Z-axis. The Z-axis 
length is mainly determined by the device’s thickness, and it is usually within several hundreds of 
um. This value is much smaller compared to the case of device’s width or length which are normally 
in the range of several mm. In the following section, several laminated designs are compared. 
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(a) Current distribution in baseline module    (b) Current distribution in modifiled 3D PBA design 
Figure 3.20. Current distribution comparison of baseline and modified 3D planar bond all 
module. 
One easy solution is to stack the upper MOSFETs on the lower anti-parallel diode and 
place the upper anti-parallel diode on top of the lower MOSFETs. The middle-point terminal is 
inserted in between the upper and lower devices and extended to the outside for mechanical 
connection. Two conventional DBCs are used for positive and negative bus connections. The 
proposed layout is shown in Figure 3.21 with exploded views and different side views. 
 
Figure 3.21. Stack design layout in Solidworks. 
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Similarly, the geometry is simulated in Q3D and simulation result shows 1.23 nH 
considering lower device turn off in di/dt period. The current distribution of the stack design is 
shown in Figure 3.22. Since the layout is symmetric for both upper and lower switches’ 
commutation loops, only the condition of the lower device is simulated. Compared to the baseline 
module result, this stack design can greatly reduce the power loop inductance. Obviously, the 
dimensions are diminished as well in the stack design. However, the device’s dimensions, the 
thickness of the power terminals and the thickness of the DBCs are unchanged. 
               
Figure 3.22. The current distribution of stack package design. 
Figure 3.22 shows that bus terminal pairs are placed in the middle between the physical 
location of the P-cell and N-cell. This location is not optimized for each cell. Taking the N-cell 
commutation path, for instance, the bus terminals are misaligned to the N-cell. This will add extra 
current traveling paths. 
To improve this, two pairs of bus terminals are used for connection with external bus bars. 
Each pair is aligned with the center of each commutating cell. In this way, the parasitic inductance 
can be reduced. Figure 3.23 shows the mechanical layout in Solidworks, and Q3D simulation result 
shows that the power loop inductance can be reduced from 1.23 nH to 1.03 nH. 
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Figure 3.23. Modified Stack design with two pairs of bus terminals. 
A comparison of planar bond all design and stack design is summarized in Table 3.5. From 
the parasitic inductance point of view, all the stack package designs will improve the electrical 
performance greatly. However, there are two drawbacks with the stack designs: 
• Since each device is stacked on top the other, the thermal coupling between these stacked chips 
is strong. Ideally, each device should be directly connected to the top and bottom substrates in 
the double-sided cooled power modules. In this way, each device is cooled from both sides. 
However, in the stack design, the devices are not directly connected to the substrates on both 
sides. Taking the lower MOSFETs in Figure 3.21 for example, the middle-point terminal pin 
and the upper anti-parallel diode are inserted in between the top substrate and the MOSFETs. 
Therefore, double-sided cooling is not realized for this MOSFET. The stack design, though can 
reduce the parasitic inductance, will make the cooling performance of each chip worse 
compared with the baseline packaging design. 
• The other concern with the stack design is the mechanical stress on the devices introduced by 
the middle-point terminal pin. This pin will mechanically connect to the outside. Any 
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mechanical vibration on the outside will be reflected on the devices through this terminal pin 
as the devices are all soldered on each side of the pin. This will bring concerns about safe 
operation of the devices under mechanical stresses. 
Table 3.5. Comparison of turn-off power loop inductance for different designs. 
Condition (@100MHz) 
Baseline 
Module 
Modified 
PBA Module 
Stack 
Module 
Modified 
Stack Module 
 
 
  
Lower MOSFET 
Turn off Loop 
Inductance during di/dt 
6.03 nH 5.24 nH 1.23 nH 1.03 nH 
Thermal Performance Good Good Weakened Weakened 
Mechanical Stress from 
Middle Point Terminal 
Small Small Large Large 
 
3.2.2 Proposed Package Design 
Since the stack design has some drawbacks, a design with both low parasitic inductance 
and double-sided cooling is needed. An island structure design is proposed, which can realize 
laminated commutation loop and double-sided cooling. Figure 3.24 (a) and (b) show two island 
package designs with two MOSFETs and diodes constituting a phase leg, the difference is the 
placement of diodes. In the island designs, a dedicated island copper trace is etched for placement 
of anti-parallel diodes. Meanwhile, a special interconnection shim is used as the vertical connection 
between top and bottom substrates for the purpose of realizing the laminated design. More details 
about the commutation path will be discussed in the actual module design and simulation section. 
In this section, the simulation results of the proposed two island designs are given as shown in 
Table 3.6. As can be seen, the parasitic inductance values of the proposed island designs are slightly 
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larger than the modified stack design. However, each device is cooled from both sides, and the 
mechanical stress from the middle-point terminal pin is relieved. 
         
   (a) Design 1                                                                (b) Design 2 
Figure 3.24. Island package designs. 
Table 3.6. Comparison of turn-off power loop inductance for island package designs. 
Condition 
(@100MHz) 
Island Package 
Design 1 
Island Package 
Design 2 
Modified Stack 
Module 
   
Lower MOSFET 
Turn off Loop 
Inductance during 
di/dt 
1.46 nH 1.63 nH 1.03 nH 
 
3.2.3 Actual Low Parasitic Double-sided Cooling Module Design and Simulation 
The real fabricated module uses the second island package design, and the substrate is 
designed for placing one anti-parallel diode to reduce the manufacturing cost. Detailed island 
design structure will be discussed in the following section. 
One of the goals of island design is to reduce the current commutation loop area. Figure 
3.25 and Figure 3.26 show the structure layout comparison of the baseline double-sided cooling 
module and the new design.  
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Projected Loop 
Area in X-Y Plane
X
Y
Z
    
Figure 3.25. Baseline 3D bond all package’s structure. 
X
Y
Z
 
Figure 3.26. Real island design package’s structure. 
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The X-Y-Z coordinates are defined such that the devices are distributed in the X-Y plane 
for both designs. The Z-axis is utilized to realize vertical interconnections and achieve double-sided 
cooling. 
In the baseline module, the commutation loop is formed in the X-Y plane as shown in 
Figure 3.25. Since the device’s width and length are usually large (in the range of several mm) 
compared with its thickness (in the range of several hundreds of μm ), the resulting current 
commutation loop covers a large area in the projection of X-Y plane.  
To reduce the loop area in the new design, the commutation loop is shifted to X-Z plane 
with the aid of an island substrate layout. Figure 3.27 illustrates the whole structure of the low 
parasitic double-sided cooled power module together with its circuit diagram.  
To be specific, the upper switch MOSFET and lower switch diode are initially placed close 
to each other following the P-N cells design concept. Then a dedicated island is patterned on the 
substrate, and a copper-molly composite shim is used as an interconnection between the top 
substrate and bottom substrate. With this island design pattern and vertical interconnection, the 
commutation loop is projected on to the X-Z plane. As a result, the commutation loop area is 
reduced as it is restricted to the thickness level of devices.  
However, as discussed in the previous section, the parasitic inductance of terminal 
connections and external bus bar will also contribute to the total power loop inductance. Although 
the parasitic inductance of the power module itself is small, the voltage overshoot can be large if 
the parasitic inductance outside the module is not decoupled. Adding decoupling capacitors on the 
module’s DC bus terminal side can effectively offset the parasitic inductances caused by external 
circuit layout. Therefore, it is important to integrate decoupling capacitors in the module. 
 
 
 
57 
    
Figure 3.27. Exploded side view of the low parasitic inductance power module and its circuit 
diagram. 
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In this design, a 7oz two-layer PCB with controlled thickness is used to solve this issue. 
As shown in Figure 3.27, the decoupling capacitors are easily soldered on a short laminated PCB 
bus bar, and the PCB is closely soldered to the bus terminals of the power module.  
Another function of the PCB bus bar is to realize the easy connection of the power module 
with outside bus bars. In this proposed package design, the connection with external bus bars is 
implemented through screw-hole connections at the other end of the short PCB.  
As discussed above, two conventional cost-effective AlN substrates are patterned to obtain 
low parasitic inductance. Phase leg configuration is realized where two 1200 V SiC MOSFETs and 
one anti-paralleled 1200 V SiC Schottky diode together form one switch. The MOSFETs and 
diodes are specially designed: both sides of the device are metallized and solderable. Gate 
connections are implemented with 5 mil bond wires. The whole current commutation loop is shown 
in Figure 3.28  assuming current is going from positive bus to negative bus.  
 
Figure 3.28. Current commutation loop illustration for low parasitic inductance power module. 
As can be seen, the loop area is greatly reduced as it is shifted to X-Z plane. The mechanical 
layouts of the baseline module and new double-sided cooled module are imported into Ansys Q3D. 
Then the materials are added, and the power loop inductance values are simulated as summarized 
in Table 3.7.  
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Table 3.7. Comparison of power loop inductance values for proposed low parasitic package and 
baseline package. 
Condition 
(@100MHz) 
Baseline 3D Planar Bond All 
Package 
Proposed Low Parasitic 
Inductance Package 
  
Lower MOSFET 
Turn off Loop 
Inductance during 
di/dt 
6.03 nH 1.63 nH 
 
As can be seen, the power loop inductance is reduced from 6.03 nH to 1.63 nH. More than 
70% reduction is achieved in the new design. Figure 3.29 illustrates the current density distributions 
for both modules. The loop area of the baseline module is also illustrated as indicated by the black 
solid line in Figure 3.29 (a). It can be observed that the commutation loop in the previous design is 
in the X-Y plane and contours a large area. On the contrary, as has been discussed in detail in the 
previous section, the loop area in the newly designed module is confined in the Z-axis where the 
device’s thickness is marginal. 
               
             (a) Baseline package               (b) Low parasitic inductance package 
Figure 3.29. High-frequency current density distributions of different modules. 
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3.2.4 Experiment Result 
Both the baseline module and low parasitic module are fabricated for experimental 
comparisons. Double pulse tests are performed to characterize the lower MOSFET’s switching 
performance and extract the module’s parasitic inductance. 
Figure 3.30 shows the fabricated low parasitic inductance power module without pin-fin 
heat sink. The PCB bus bar is soldered in the same process the devices are soldered. The exposed 
pads on the PCB are used for soldering decoupling capacitors. The baseline power module is shown 
previously in Figure 3.13 (a). Compared with the baseline package, the substrate’s width is the 
same. However, the length of the low parasitic module substrate is smaller. 
 
Figure 3.30. Fabricated low parasitic inductance module without the pin-fin heat sink. 
Notice that each module is fabricated with access to the device’s drain-source voltage 
𝑉𝑑𝑠_𝐾𝑒𝑙𝑣𝑖𝑛 directly through a kelvin connection. The kelvin drain-source voltage is only connected 
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to passive voltage probe for measurement. Therefore, less current will flow in the sensing loop and 
𝑉𝑑𝑠,𝐾𝑒𝑙𝑣𝑖𝑛 can represent the real voltage across the device during switching transients. Meanwhile, 
the voltage across the P, N terminals 𝑉𝑑𝑠_𝑃𝑁 will also be recorded in experiments.  
The experimental parasitic inductance extraction method for the baseline module has been 
discussed in the previous section. Knowing the current slew rate from the shunt measured data, its 
parasitic inductance is easily extracted by comparing the voltage difference between 𝑉𝑑𝑠_𝐾𝑒𝑙𝑣𝑖𝑛 and 
𝑉𝑑𝑠_𝑃𝑁 . The extracted result is 6.59 nH for the baseline package. Similar parasitic extraction 
approach can be applied to the low parasitic power module if the decoupling capacitors are not 
added as indicated by the dashed line in Figure 3.31.  
 
Figure 3.31. Circuit diagrams of the extraction circuit for low parasitic inductance module. 
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However, even without soldering the decoupling capacitors, the extracted parasitic 
inductance 𝐿𝑒𝑥𝑡 will differ from the module’s power loop inductance. In fact, for the low parasitic 
module circuit,  𝐿𝑒𝑥𝑡   consists of two parts: the power loop inductance of the power module 
𝐿𝑙𝑜𝑜𝑝 𝑙𝑜𝑤 and the parasitic inductance of the short PCB bus bar 𝐿𝑃𝐶𝐵 𝐵𝑢𝑠𝑏𝑎𝑟. Simply applying the 
same method will not provide an accurate inductance value of the power module. Therefore, a 
frequency domain analysis is used instead to extract the parasitic inductance of the power module 
solely. 
To implement frequency domain analysis, six 1 kV 0.15 uF ceramic decoupling capacitors 
are soldered as shown in Figure 3.32. The capacitance value is selected such that the voltage across 
the decoupling capacitor is unchanged during the turn-off switching transients making this 
decoupling path effectively short at high frequency. In this way, the ringing frequency of the kelvin 
drain-source voltage 𝑉𝑑𝑠_𝐾𝑒𝑙𝑣𝑖𝑛 will be mainly determined by the power loop inductance of the 
newly designed module 𝐿𝑙𝑜𝑜𝑝 𝑙𝑜𝑤 and the junction capacitance 𝐶𝑑𝑠 of the device at bus voltage. 
 
Figure 3.32. Fabricated low parasitic inductance power module with decoupling capacitors and 
fin-pin heatsinks. 
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Similar to Figure 3.12, the double pulse test bench for evaluating the parasitic inductance 
of the new module is shown in Figure 3.33. Aside from the film decoupling capacitors, surface 
mounted ceramic capacitors are soldered on the bottom side of the printed circuit board to form a 
two-stage decoupling network. The same gate drive circuits are used but the gate resistors are varied. 
 
Figure 3.33. Test bench for parasitic inductance extraction of the new module. 
Figure 3.34 illustrates the experiment turn-off waveforms of the lower switch at 600 V with 
an external gate resistance of 5 Ω. The load current is set to 44.6 A. The blue curve indicates the 
terminal voltage 𝑉𝑑𝑠_𝑃𝑁 , and as expected its value is unchanged during the turn-off switching 
transients. The red curve (𝑉𝑑𝑠_𝐾𝑒𝑙𝑣𝑖𝑛) denotes the real voltage across the devices which peaks to 
638 V under this above-mentioned conditions. The ringing frequency 𝑓0 of 𝑉𝑑𝑠_𝐾𝑒𝑙𝑣𝑖𝑛 is calculated 
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to be 210.5 MHz based on the experiment waveform. At 600 V, the device’s junction capacitance 
is ~220 pF according to the datasheet (CPM2-1200-0025B), and its value is almost unchanged 
when the drain-source voltage is above 500 V. Correspondingly, the parasitic inductance of the 
module is calculated to be: 
𝐿𝑙𝑜𝑜𝑝 𝑙𝑜𝑤 =
1
4∙𝜋2∙𝑓0
2∙𝐶𝑑𝑠
= 2.60 nH                                               (6) 
 
Figure 3.34. Experimental turn-off waveforms of lower MOSFET in the low parasitic module 
with 5 Ω external gate resistance. 
Another experiment is carried out for the same module where the external gate resistance 
is further reduced to 0 Ω at the same DC bus voltage and load condition. Fig. 12 shows the 
waveforms. Compared with Figure 3.34, the voltage overshoot is increased from 638 V to 654 V. 
Still, the overshoot voltage is less than 9% of the DC bus voltage at a load current of 44.6 A. 
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Figure 3.35. Experimental turn-off waveforms of lower MOSFET in the low parasitic module 
with 0 Ω external gate resistance. 
3.2.5 Discussion about Thermal-mechanical Stress and Reliability 
Figure 3.36 summarizes the values of the coefficient of thermal expansion (CTE) of 
commonly used materials in a package. The CTE mismatch between different materials and 
temperature gradients together will cause strain on each layer of material. This strain will lead to 
stress on the devices. If the stress exceeds the maximum allowable stress of the device’s material, 
a crack can develop and damage the device. For SiC devices, though the CTE is similar (3 ppm/K 
for Si and 4.3 ppm/K for 4H-SiC), Young’s modulus value of SiC material is almost three times 
that of Si (501 𝐺𝑃𝑎 in SiC compared to 162 𝐺𝑃𝑎 in Si). As a result, given the same strain and 
structure, more stress will be induced on SiC devices [55]. Meanwhile, the long-term fatigue of the 
solder will be another concern for SiC power module package. These two issues will be more severe 
for power modules with double-sided cooling as the devices are stressed from both sides. 
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Figure 3.36. CTE of commonly used materials for substrate, chip and wire bonds. 
In this design, the goal is to validate the low parasitic inductance design with this island 
structure. Therefore, traditional solder and AlN substrate are used. For the final version of this work, 
the stress can be alleviated by using proper substrates with proper CTE match [28], utilizing 
Molybdenum CTE buffer [34] or reducing the contact area with devices. In terms of the concern 
for long-term reliability, silver sintering and diffusion soldering are two promising solutions. In 
either method, the proposed structure can still be used to achieve low parasitic inductance.  
3.3 Summary 
In this chapter, the parasitic inductance extraction method in Q3D simulation is first 
verified by comparing with theoretical calculations at different frequencies for simple geometries. 
Then the case of paralleled wire bonds is simulated, and the effect of mutual inductance among 
different partial inductance is observed.  
Considering the mutual inductance effect, a method to extract the lumped power loop 
inductance of a package is illustrated considering the device’s switching transients. It is observed 
that for a certain module, the power loop inductance is a time varying parameter: it is related to the 
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switching transients, and different values can be obtained for different switches. However, those 
differences are not large for the simulated package. 
A real 3D planar-bond-all package is fabricated with 1200 V SiC MOSFETs and Schottky 
diodes from Cree. Dedicated kelvin drain-to-source voltage sensing is realized, and a double pulse 
test is built to extract the parasitic values experimentally. Experiment value shows a similar result 
as simulation value.  
Then the design of a low parasitic inductance SiC power module with double-sided cooling 
is discussed in detail. By introducing the island layout design with vertical interconnection and 
implementing decoupling capacitors with PCB bus bar, the power loop inductance of the power 
module is effectively reduced.  
Simulation result shows a 70% reduction in parasitic inductance compared with a 
previously designed baseline double-sided power module. Dedicated double pulse test boards are 
designed to extract the parasitic inductance of each module experimentally. From the experiment 
result, more than 60% parasitic inductance reduction is achieved with the new design compared to 
the baseline module. 
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Understanding Middle Point Inductance’s Effect on Multi-Chips Power Module 
Switching Transients  
 
In the previous chapter, low parasitic inductance module design is realized which is 
important for high current power modules. Still, considering multiple chips in parallel, different 
scaling methods will affect the voltage spikes of the devices differently.  
As discussed in the introduction section, the middle-point inductance 𝐿𝑚𝑖𝑑𝑑𝑙𝑒  will be 
introduced for both split-scaled and identical-scaled power modules. It is important to understand 
the role of the middle point inductance before selecting the right scaling method. Therefore, the 
middle point inductance’s effect on power module packages with split scaling will be discussed in 
this chapter. 
To start with, a dedicated split-scaled power module is designed for evaluating the effect 
of middle point inductor on a device’s switching transients. The module is characterized first at the 
beginning of the chapter. Afterward, the value of the middle-point inductance is varied to identify 
its effect on the switching performance of switches. Specifically, the overvoltage spikes and the 
switching loss of the devices are recorded at different values of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒. 
4.1 Design and Characterization of a P-cell/N-cell Split-scaled Package  
1200 V SiC trench MOSFETs and 1200 V SiC trench Schottky diodes from Rohm are used 
as the active switching devices. A phase leg configuration is packaged for evaluation of switching 
performance of the devices. For each switch, six MOSFETs are paralleled, and three Schottky 
diodes are used as the anti-parallel diodes. To investigate middle-point parasitic inductance’s effect 
on switching transients, split scaling is implemented. 
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4.1.1 Parasitic Inductance Optimization for the Multi-Chips Phase Leg Power Module 
with Split Scaling  
P-cell/N-cell design methodology is adopted in the split scaling. To be specific, all the 
devices on each P-cell are paralleled and located close together. The remaining devices belonging 
to N-cell are placed in a similar way. Then, the current commutation loops for both P-cell and N-
cell are optimized in terms of reducing the value of power loop inductance. The middle points of 
the P-cell and N-cell are connected together through direct-bonded-copper (DBC) level copper 
traces. In this design, six MOSFETs and three diodes constitute one P (N)-cell. Figure 4.1 shows 
the circuit schematic of the module. 𝐿𝑑𝑠_𝑃 and 𝐿𝑑𝑠_𝑁 represent the power loop inductance of the P-
cell and N-cell respectively. 
 
Figure 4.1. The circuit schematic of the phase leg module. 
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The power loop inductances of each cell are optimized in the package layout to utilize the 
benefits of fast-switching SiC trench MOSFETs fully. Figure 4.2 illustrates the real physical layout 
of the package. For both P-cell and N-cell commutation loops, the MOSFETs and diodes are 
physically located close to each other. Decoupling capacitors are directly embedded inside the 
module as well to mitigate the external parasitic inductance’s effect. 
 
Figure 4.2. Physical package layout of the phase leg module. 
4.1.2 Simulation of Power Loop Inductance for Phase Leg Module with Split Scaling 
The physical layout is exported to Ansys Q3D, and the values of the power loop 
inductances for each cell are extracted in a similar manner as discussed in Chapter 3. 4.11 nH is 
achieved for P-cell, and the power loop inductance’s value of N-cell is 3.44 nH. The current 
distributions of both cells at 100 MHz are illustrated in Figure 4.3 (a) and (b), respectively. 
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4.11 nH
 
(a) P-cell                                   
3.44 nH
 
(b) N-cell 
Figure 4.3. The current distribution of the phase leg module at high frequency. 
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As can be seen from the layouts of both cells, all the paralleled devices are scaled in the 
horizontal axis, and this package design is an example of one-dimension scaled power modules as 
defined in Figure 1.15.  
One drawback of this one-dimension design is that the values of power loop inductance for 
each paralleled device are not the same. As a result, those paralleled devices will have different 
voltage spikes during the switching transients. Take N-cell layout of this package, for example, six 
MOSFETs (𝑀1  to 𝑀6 ) are paralleled as the lower active switch. 𝑀1  is located closer to the 
decoupling capacitors while 𝑀6  is further away as shown in Figure 4.4. The power loop 
inductances’ values of 𝑀1 to 𝑀6 are simulated as summarized in Table 4.1.  
 
Figure 4.4. Variation of power loop inductances for paralleled devices. 
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Table 4.1. Comparison of power loop inductance for paralleled devices. 
Condition (@100MHz) 𝑴𝟏 𝑴𝟐 𝑴𝟑 𝑴𝟒 𝑴𝟓 𝑴𝟔 
Turn off Loop 
Inductance during di/dt 
4.58 nH 4.87 nH 5.09 nH 5.78 nH 6.32 nH 6.71 nH 
 
As can be seen, 𝑀6 has the largest power loop inductance, and its voltage spikes during 
turn-off will also be more severe than other devices under the same conditions. To verify this 
analysis, dedicated kelvin drain-to-source sensing pins are designed to measure the real voltage 
across the devices accurately during switching transients. More details will be elaborated further in 
the experiment verification section. Figure 4.5 shows the physical location of those sensing pins 
along with the location of gate signal pins.  
 
Figure 4.5. Location of gate signal pins and kelvin voltage sensing pins for the lower switch. 
Only the drain-to-source voltages of the lower switch (MOSFETs and the anti-parallel 
diodes) are measured. For all these signals, kelvin sensing is realized to obtain the real voltage 
across devices. Meanwhile, for both MOSFET and anti-parallel diodes, two different sensing points 
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are monitored: one is closest to decoupling capacitor and the other most distant from decoupling 
capacitors as illustrated in Figure 4.5. The circuit diagram of the layout is shown in Figure 4.6, and 
the voltage sensing points are illustrated as well. 
 
Figure 4.6. The circuit schematic of the phase leg module with parasitic. 
4.1.3 Fabrication of the Phase Leg Module with Split Scaling 
3D printed case is designed to press the DBC substrate in close contact with the baseplate. 
Thermal grease is used in between the bottom of the DBC and the top of the baseplate. Ten screws 
are used at different locations to fasten the DBC to the baseplate. Figure 4.5 shows the drawing of 
the 3D printed high-temperature plastic case. All the gate signals and voltage sensing signals are 
connected to the gate drive board, which is mounted right on top of the module as shown in Figure 
4.7. Mounting holes are designed on the gate drive board to provide mechanical support. The 
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laminated dc-link bus bar is located on the right side of the module, and the middle point output 
pins are on the left side. 
 
Figure 4.7. Assembly of the phase-leg power module with split scaling. 
In terms of fabrication of the module, the devices, gate, and voltage sensing pins are 
soldered at the first place with 183 ℃ solders (63Sn/37Pb) as shown in Figure 4.8. Afterward, 5-
mil wire bonds are used to realize interconnections between devices. The power terminal pins are 
soldered in the next step, and the plastic case is mounted together with the baseplate. In the final 
procedure, the module is encapsulated with NuSil R-2188 silicone potting. The first fabricated 
module is shown in Figure 4.9. In the first module, the power terminal pins are not drilled with 
holes for bus bar connection. However, all the electrical connections are the same with other 
modules. Therefore, this module is specifically used for evaluation of the static and dynamic 
characteristics of the SiC trench devices with split-scaled low-inductance package design. 
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Figure 4.8. Soldering of devices, gate drive and voltage sensing pins. 
 
Figure 4.9. Fabricated phase leg module with split scaling. 
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4.1.4 Static Characterization of the Phase Leg Module with Split Scaling 
Keysight B1505a curve tracer is used to characterize the static performance of the 1200 V 
SiC trench MOSFETs. The power module is sitting on top of the hot plate, and its temperature 
dependent characteristics are evaluated. Figure 4.10 shows the test set up for static characterization. 
 
Figure 4.10. The test set up for static characterization of the 1200 V SiC trench MOSFET 
module. 
As discussed previously, six MOSFETs are in parallel for each upper and lower switch. 
The output characteristics of the lower MOSFET switch are measured as shown in Figure 4.11. As 
can be seen, as temperature increases, the on-resistance is decreasing at a high gate voltage (20 V) 
while its value is increasing at lower gate voltages. This can be explained by the fact that the 
channel resistance 𝑅𝑜𝑛,𝑐ℎ𝑎𝑛𝑛𝑒𝑙 decreases at elevated temperatures and the drift region resistance 
𝑅𝑜𝑛,𝑑𝑟𝑖𝑓𝑡 increases as temperature rises. When the gate voltage 𝑉𝑔𝑠=20 V, the on-resistance 𝑅𝑑𝑠,𝑜𝑛 
is mainly dominated by the drift region resistance. On the contrary, the channel resistance plays a 
more significant role at 𝑉𝑔𝑠 = 10 𝑉 or lower. Similar output characteristic is obtained for the upper 
MOSFETs.  
Figure 4.12 shows the on-resistance change versus load current at different gate voltages 
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Figure 4.11. Output characteristics of lower MOSFETs. 
 
Figure 4.12. On-resistance 𝑅𝑑𝑠,𝑜𝑛 of lower MOSFETs at different load currents. 
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and junction temperatures. At 𝑉𝑔𝑠 = 20 𝑉, 𝑅𝑑𝑠,𝑜𝑛 values remain constant across a wide range of 
load current. However, their values will change with load current at a gate voltage of 10 V. The 
upper MOSFETs have the same trend. 
At a gate voltage of 20 V, the junction temperature dependent on-resistance values of upper 
and lower MOSFETs are summarized in Figure 4.13 and Figure 4.14. Second order polynomial 
equation is used for curve fitting the measured temperature dependent on-resistance values. 
 
Figure 4.13. Temperature dependent 𝑅𝑑𝑠,𝑜𝑛 of upper MOSFETs. 
The transfer characteristic of the lower MOSFETs is measured as shown in Figure 4.15. 
𝑉𝑑𝑠 is set to 5 V in this case. As junction temperature increases, the threshold voltage is decreasing. 
In terms of transconductance value, it is increased slightly at elevated temperatures. Upper 
MOSFET reveals similar characteristic.  
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Figure 4.14. Temperature dependent 𝑅𝑑𝑠,𝑜𝑛 of lower MOSFETs. 
 
Figure 4.15. The transfer characteristic of lower MOSFETs at different temperatures. 
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The leakage current of the 1200 V SiC trench MOSFET is also tested up to 900 V at 
different junction temperatures as indicated in the following figures. The lower MOSFETs have a 
larger leakage current compared to upper MOSFETs as can be seen in Figure 4.16 (a) and (b). 
 
(a) Lower MOSFETs                                       (b)  Upper MOSFETs 
Figure 4.16. Characterization of leakage current. 
Meanwhile, the body diode of the MOSFETs are also evaluated at various junction 
temperatures with 𝑉𝑔𝑠 = 0 𝑉. Figure 4.17 shows the characteristics of lower MOSFETs. Below 50 
A, the forward characteristic of its body diode shows a negative temperature coefficient. Therefore, 
the body diodes are not suitable for paralleling in terms of current sharing.  
At room temperature, the lower MOSFETs’ body diode is also characterized at various 
gate voltages as shown in Figure 4.18. The forward curve with 𝑉𝑔𝑠 = 0 𝑉 is shown in the blue line 
while the forward curve with 𝑉𝑔𝑠 = −5 𝑉 is drawn in red. Obviously, the curve shifts to the right 
as the gate voltage decreases as summarized in Table 4.2. Considering without anti-parallel diodes, 
the load current will go through the body diodes during dead time. Thus, more conduction loss will 
be induced in the body diode if a negative gate voltage is applied. In the case where anti-parallel 
diodes are used, a negative gate voltage will help to prevent body diode conduction. 
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Figure 4.17. Characteristics of lower MOSFETs’ body diode at different junction temperatures. 
 
Figure 4.18. Room temperature characterization of lower MOSFETs’ body diode at different 𝑉𝑔𝑠. 
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Table 4.2. Parameter shift of body diode at different gate voltages. 
𝑽𝒈𝒔 𝑽𝒕𝒉 𝑹𝒅𝒊𝒐𝒅𝒆 
0 V 1.37 V 10.0 mΩ 
      -5 V 2.37 V 11.4 mΩ 
 
The anti-parallel diodes are also characterized. As discussed previously, three devices are 
paralleled as one switch. The output characteristics of the lower paralleled diodes at different 
junction temperatures are shown in Figure 4.19. The diode is modeled as: 
𝑉𝑎𝑘 = 𝑉𝑡ℎ_𝑚𝑜𝑑𝑒𝑙 + 𝑅𝑑𝑖𝑜𝑑𝑒 ∙ 𝐼𝑎𝑘                                                     (7) 
 The real threshold voltage of the diodes is 𝑉𝑡ℎ, and 𝑉𝑡ℎ_𝑚𝑜𝑑𝑒𝑙 is only used to characterize 
the diode in two segments. 𝑅𝑑𝑖𝑜𝑑𝑒 is mainly from the drift region resistance, and it is measured at 
30 A in this case. The threshold voltage variations and resistance changes versus junction 
temperatures are shown in Figure 4.20 and Figure 4.21. As expected, negative temperature 
coefficient is shown for threshold voltage, while the resistance shows a different trend. 
 
Figure 4.19. Lower switch anti-parallel diode characteristics at different 𝑇𝑗. 
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Figure 4.20. Resistance change of lower switch anti-parallel diode over 𝑇𝑗. 
 
Figure 4.21. Threshold voltage change of lower switch anti-parallel diode over 𝑇𝑗. 
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At this point, all the junction temperature dependent static characteristics of the 1200 V 
SiC trench MOSFETs and 1200 V trench Schottky diode have been evaluated. To further manifest 
the benefits of trench devices, the junction capacitance of the devices is tested. The value of the 
junction capacitance will affect the phase leg module’s switching performance. Therefore, it is 
meaningful to characterize these values before the pulse tests. 
Figure 4.22 shows the capacitance test unit of the curve tracer. Three female banana 
connectors are ready for outside connections. Factory fixtures are optimized for testing TO-
packaged devices only. For the specific power modules, the wire connections cannot fit the factory 
fixtures. To obtain an accurate value of the junction capacitance of the devices, a special fixture is 
designed to compensate the connection wires.  
 
Figure 4.22. Capacitance measurement unit of the curve tracer. 
To be specific, a rectangle piece of phenolic board is cut. Then three holes are drilled with 
male banana connectors screwed inside. One side of the male banana connectors are mated with 
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the curve tracer unit, and the other side is soldered to separate magnetic wires representing gate, 
drain source as shown in Figure 4.23. 
 
Figure 4.23. A fixture in connection with the curve tracer. 
Afterward, the magnetic wires are bent to fit the power module’s terminals and the wires’ 
positions are fixed with tape. Open and short calibrations are implemented to compensate the 
impedance introduced by these connection wires. Figure 4.24 shows these two compensation 
connections. A piece of copper sheet is used for shorting the wires as indicated in Figure 4.24 (b). 
The power module is finally connected to the fixture for testing as shown in Figure 4.25. 
     
(a) Open compensation                                       (b)  Short compensation 
Figure 4.24. Compensation of the connection wires. 
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Figure 4.25. Power module in connection with a fixture for junction capacitance test. 
The nonlinear junction capacitance versus drain-to-source voltage curve of the SiC trench 
MOSFETs is shown in Figure 4.26. Both upper and lower MOSFETs have identical capacitance 
values. At a dc voltage of 600 V, the energy-equivalent capacitor value is calculated to be 807.62 
pF. Considering the on-resistance value of 7.68 mΩ at room temperature, this module is more 
suitable for high current applications. 
Similarly, the 1200V SiC trench Schottky diode is tested using the same method. The 
testing result is shown in Figure 4.27 for both upper and lower anti-parallel diodes. 761.92 pF is 
obtained for the energy-equivalent capacitor value at 600 V. 
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Figure 4.26. MOSFETs nonlinear junction capacitance versus drain-to-source voltage. 
 
Figure 4.27. Schottky diode nonlinear junction capacitance versus drain-to-source voltage. 
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4.1.5 Comparison of Kelvin and Non-kelvin 𝑉𝑑𝑠 
All the static characteristics of the devices have been evaluated in the previous section. In 
the following section, the switching losses from different voltage measurement points are compared 
first. Then the temperature dependent switching loss of the power module is evaluated at different 
gate resistors. Since the module will be used in a boost converter from 300 V to 600 V, the dc-link 
voltage of the double pulse test is selected to be 600 V and the load current is varied up to 120 A. 
To start with, the gate drive board is mounted on top of the power module as shown in 
Figure 4.28. Standard BNC connectors are positioned on the gate drive board for kelvin 𝑉𝑑𝑠 
measurement. Two pairs of twisted wires are located on the right for connections with dc-link 
capacitors.  
 
Figure 4.28. Real assembly picture of the power module with gate drive board. 
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The power module is then connected to the power stage board for double pulse test as 
shown in Figure 4.29. A 15 mΩ coaxial shunt is mounted on the power stage board for measuring 
the drain current of the active switch. Ceramic and film capacitors are put close to the power 
terminals of the module.  Short circuit protection circuit presented in [56] is inserted in between 
the dc-link capacitors and the film decoupling capacitors.  
Load Inductor
Short Circuit 
Protection Board
DC-link 
Capacitors
Film Decoupling 
Capacitors
Ceramic Decoupling 
CapacitorsNon-kelvin 
Vds sensing point
Kelvin Vds 
sensing points
 
Figure 4.29. Double pulse test set up for #1 module. 
 The circuit diagram of the double pulse test is shown in Figure 4.30. The circuit is 
configured such that the lower MOSFETs are the active switching devices. The drain current of 
lower MOSFETs is measured through the on-board coaxial shunt. As discussed previously, the real 
device voltage is accessible through the kelvin connection as shown in Figure 4.5. Therefore, the 
kelvin drain-to-source voltage 𝑉𝑑𝑠_𝑘𝑒𝑙𝑣𝑖𝑛 can be used to calculate switching loss. For conventional 
double pulse test set up for commercial power modules, the kelvin voltage is not available. 
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Consequently, the voltage across output point and negative bus (𝑉𝑂𝑁) shown in Figure 4.30 is 
usually used to calculate switching loss. This voltage cannot represent the real voltage across the 
devices since some parasitic inductances exist in between the device and the measuring points. 
These parasitic inductances will introduce extra voltages during switching transients. For the 
purpose of verifying the accuracy of the conventional switching loss calculation with non-kelvin 
drain-to-source voltage 𝑉𝑑𝑠_𝑛𝑜𝑛_𝑘𝑒𝑙𝑣𝑖𝑛, this voltage is also measured, and the loss calculated from 
𝑉𝑑𝑠_𝑛𝑜𝑛_𝑘𝑒𝑙𝑣𝑖𝑛 is compared with the switching loss from 𝑉𝑑𝑠_𝑘𝑒𝑙𝑣𝑖𝑛.  
 
Figure 4.30. Circuit diagram of the whole double pulse test set up. 
The turn-off and turn-on switching waveforms are shown in Figure 4.31 and Figure 4.32 
respectively for both kelvin and non-kelvin cases. The load current is 120 A and the dc-link voltage 
is 600 V. The external gate resistor is selected to be 5 Ω.  
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(a) Non-kelvin 𝑉𝑑𝑠                                   
 
(b) Kelvin 𝑉𝑑𝑠                                   
Figure 4.31. Experimental turn-off switching waveforms at 600 V, 120 A and 𝑅𝑔,𝑒𝑥𝑡 = 5 Ω. 
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(a) Non-kelvin 𝑉𝑑𝑠                                   
 
(b) Kelvin 𝑉𝑑𝑠                                   
Figure 4.32. Experimental turn-on switching waveforms at 600 V, 120 A and 𝑅𝑔,𝑒𝑥𝑡 = 5 Ω. 
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The current is shifting from the lower MOSFETs to the upper anti-parallel diode during 
turn-off. Therefore, the drain current of lower MOSFETs has negative slew rate. As a result, the 
kelvin voltage 𝑉𝑑𝑠_𝑘𝑒𝑙𝑣𝑖𝑛  is larger than 𝑉𝑑𝑠_𝑛𝑜𝑛_𝑘𝑒𝑙𝑣𝑖𝑛  during turn-off due to the extra parasitic 
inductance in between. This is verified experimentally as shown in Figure 4.31 where 𝑉𝑑𝑠 shoots  
to ~900 V in the kelvin sensed case compared to ~750 V from the non-kelvin measurement. 
Consequently, the turn-off switching loss is larger if it is calculated from 𝑉𝑑𝑠_𝑘𝑒𝑙𝑣𝑖𝑛. 
On the other hand, the kelvin sensed voltage is smaller during turn-on currents as the slew 
rate of drain current changes to a positive value. Figure 4.32 shows the comparison of voltage 
waveforms during turn-on. As can be seen, the shape of 𝑉𝑑𝑠 is changed if the voltage is sensed from 
the kelvin sensing pins, and the voltage drops faster compared to 𝑉𝑑𝑠_𝑛𝑜𝑛_𝑘𝑒𝑙𝑣𝑖𝑛. Subsequently, the 
switching loss calculated from kelvin-sensed voltages is smaller. 
At 𝑅𝑔,𝑒𝑥𝑡 = 10 Ω , the switching losses are compared for calculations from different 
voltage sensing points as shown in Figure 4.33. It can be seen though the turn-on and turn-off loss 
values are different; the total losses remain the same over a wide range of load current. 
 
Figure 4.33. Switching loss comparison of kelvin and non-kelvin voltages with 𝑅𝑔,𝑒𝑥𝑡 = 5 Ω. 
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Another phenomenon observed from Figure 4.32 is that the kelvin sensed voltage 
𝑉𝑑𝑠_𝑘𝑒𝑙𝑣𝑖𝑛 during turn-on is much cleaner than the voltages from 𝑉𝑑𝑠_𝑛𝑜𝑛_𝑘𝑒𝑙𝑣𝑖𝑛. After 𝑉𝑑𝑠 reaches 
zero, the non-kelvin voltage’s ringing still exists and the waveform is noisy. However, the kelvin-
sensed voltage is noise-free, and only the on-state voltage is revealed. In terms of setting the 
blanking time of gate drive short circuit protection, the blanking time with non-kelvin sensing is 
larger than kelvin sensed voltage for a given protection value.  
To verify this, the DESAT feedback signal 𝑉𝐷𝐸𝑆𝐴𝑇 to protection circuit is measured in 
double pulse test with only N-cells. As shown in Figure 4.34, a dedicated probe adaptor is used to 
ensure measurement accuracy. At a bus voltage of 150 V, the DESAT signals and the turn-on 
switching waveforms of the switch at 0 A and 50 A are demonstrated in Figure 4.35 and Figure 
4.36 respectively. In both cases, it is observed that under the same conditions, the DESAT feedback 
signal with kelvin-sensed voltage is clean while the signal from non-kelvin 𝑉𝑑𝑠 has significant 
ringing. With 0.7 V as the protection threshold, the blanking time setting difference is 1.36 us at 0 
A, and increases to 2.66 us at 50 A.   
            
Sensing Point for 
DESAT Signal
 
        (a) Circuit schematic of DESAT circuit     (b) Dedicated probes for measuring DESAT signal  
Figure 4.34. DESAT sensing signal measurement. 
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Figure 4.35. DESAT protection signal and turn-on waveforms at 150 V/50 A. 
Ringing Period 
di/dt and dv/dt period
Turn-on
delay
On State
 
Figure 4.36. DESAT protection signal and turn-on waveforms at 150 V/0 A. 
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During turn-on transients, the DESAT signal experiences four intervals. The equivalent 
circuit diagram is drawn and analyzed in the following section. 
a) Off state 
When the gate input signal is low, the DESAT signal is pulled down internally by the gate 
driver, and the equivalent circuit is shown in Figure 4.37 (a). 
b) Turn-on delay period 
Once the gate input signal is high, the pull-down function is disabled. Then the DESAT 
pin will start to be charged by the 20 V power supply through 𝑅1, 𝑅2, 𝑅3 and C as shown in Figure 
4.37 (b). This period is short, and the pull-down device’s turn-off also takes some time. 
Correspondingly, the voltage of DESAT sense terminal is almost unchanged. 
           
          (a) Off state                      (b) Turn-on delay period           (c) di/dt and dv/dt period 
Figure 4.37. Circuit diagram for DESAT pin signal at different intervals. 
c) Turn-on di/dt and dv/dt periods 
In both di/dt and dv/dt periods, the voltage on the active device is dropping from dc-link 
voltage to on-state voltage. The diode in the DESAT sensing circuit is still blocking 𝑉𝑑𝑠 of the 
active device in the transients, and can be modeled as a junction capacitor as shown in Figure 4.37 
(c). However, the active device’s dv/dt will cause current to flow through the junction capacitor of 
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the blocking diode. This current, as indicated in the orange line, will introduce a negative voltage 
on the DESAT sensing point. This explains the dips observed in Figure 4.35 and Figure 4.36. 
d) Ringing period and on state 
After the dv/dt period comes the ringing period where lot of oscillations are occurring in 
the drain current of the lower MOSFET and 𝑉𝑑𝑠 of the upper MOSFET. The current ringing will 
cause oscillations on the DESAT signal as well if the DESAT signal is coming from the non-kelvin 
𝑉𝑑𝑠 . The ringing on DESAT signal will require a longer blanking time. In terms of DESAT 
protection, it will slow down protection speed. However, if the DESAT signal is from kelvin 𝑉𝑑𝑠, 
there is less noise, and a much shorter blanking time is needed as discussed previously. Figure 4.38 
shows the equivalent circuits for the DESAT detection circuits during ringing and on-state periods. 
The difference would be the extra parasitic inductance introduced in the power loop. Regarding 
selection of DESAT sensing point, kelvin 𝑉𝑑𝑠 is preferred as it gives the least noise. 
 
Figure 4.38. Circuit diagram comparison of DESAT detection circuit during ringing period. 
Theoretically, the blanking time can be set as short as the turn-on delay time if the kelvin 
𝑉𝑑𝑠 is used as shown in Figure 4.36. In real operations, the sensing circuit will have some magnetic 
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couplings with the power loop. This coupled mutual inductance will also cause some noise in the 
DESAT signals. This noise will be large especially at high current as indicated in Figure 4.35. 
Therefore, depending on the layout, the blanking time should be selected wisely. 
4.1.6 Temperature Dependent Switching Performance Evaluation of the Power Module 
Only the kelvin voltage is used for temperature dependent switching loss characterization 
of the 1200 V SiC trench MOSFETs module. The gate resistor values are varied, and the junction 
temperature changes from 25°𝐶 to 125°𝐶.  
Figure 4.39 shows the turn-on switching waveforms of lower MOSFETs at various 𝑇𝑗 with 
𝑅𝑔,𝑒𝑥𝑡 = 5 Ω . As temperature increases, gate threshold voltage 𝑉𝑡ℎ  will decrease and 
transconductance 𝑔𝑚  will increase. During the current rise time, the drain current rises more 
quickly at higher 𝑇𝑗 owing to a faster slew rate of transconductance as temperature increases as 
indicated in the equation below: 
𝑡𝑖𝑟 = 𝑅𝑔𝐶𝑖𝑠𝑠𝑙𝑛 (
𝑉𝑐𝑐−𝑉𝑡ℎ
𝑉𝑐𝑐−𝑉𝑚𝑖𝑙𝑙𝑒𝑟
) =𝑅𝑔𝐶𝑖𝑠𝑠𝑙𝑛 [ 
𝑉𝑐𝑐−𝑉𝑡ℎ
Vcc−(𝑉𝑡ℎ+
𝐼𝐿
𝑔𝑚
)
 ]                            (8) 
 Considering the power loop inductance, the voltage across the device will also drop more 
quickly. Therefore, the switching loss during current rise time will be smaller as 𝑇𝑗  increases. 
During voltage falling period, the gate miller plateau voltage decreases as temperature increases. 
As a result, the gate current is larger and 𝑉𝑑𝑠 drops more quickly. Therefore, the turn-on loss during 
voltage fall period is also smaller at higher junction temperatures. Correspondingly, the total turn-
on switching loss will decrease as 𝑇𝑗 is increased. Figure 4.40 illustrates the turn-on switching loss 
results at different combinations of 𝑇𝑗, 𝑅𝑔,𝑒𝑥𝑡 and load current. At higher junction temperature, the 
turn-on switching loss is indeed decreasing which validates the previous analysis. Meanwhile, the 
turn-on loss 𝐸𝑜𝑛 is reduced with lower values of gate resistor as expected.  
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Figure 4.39. Turn-on waveforms at different junction temperatures with 𝑅𝑔,𝑒𝑥𝑡 = 5 Ω. 
 
Figure 4.40. Turn-on loss data at different 𝑇𝑗, 𝑅𝑔,𝑒𝑥𝑡 and load current. 
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The turn-off waveforms at various 𝑇𝑗 with 𝑅𝑔,𝑒𝑥𝑡 = 5 Ω and 𝐼𝑙𝑜𝑎𝑑 = 120 𝐴 are shown in 
Figure 4.41. The turn-off loss is mainly contributed by the voltage rise and current fall period as 
indicated in Figure 4.41. During the voltage rise period, the gate voltage is almost constant and 
stays at 𝑉𝑚𝑖𝑙𝑙𝑒𝑟 . The miller plateau voltage is mainly determined by load current and junction 
temperature. At the same load condition, 𝑉𝑚𝑖𝑙𝑙𝑒𝑟 will be smaller as junction temperature increases 
as can be seen from the transfer characteristics shown in Figure 4.15. Therefore, the gate current 
will be smaller during the voltage rise period as 𝑇𝑗  increases. Consequently, the switching loss 
during voltage rise period 𝐸𝑜𝑓𝑓,𝑉𝑅 will increase at elevated 𝑇𝑗 as the overlap time is larger.  
During current fall period, the gate voltage is changing from 𝑉𝑚𝑖𝑙𝑙𝑒𝑟  to threshold the 
voltage 𝑉𝑡ℎ with a time constant 𝑅𝑔 ∙ 𝐶𝑔𝑠 considering a first order system in the gate loop. Both 
𝑉𝑚𝑖𝑙𝑙𝑒𝑟 and 𝑉𝑡ℎ will decrease at higher 𝑇𝑗. However, based on the tested transfer characteristics, 
|𝑉𝑚𝑖𝑙𝑙𝑒𝑟 − 𝑉𝑡ℎ| will decrease as 𝑇𝑗 builds up. Correspondingly, the current fall time will be smaller 
as indicated in the following equation: 
𝑡𝑖𝑓 = 𝑅𝑔𝐶𝑖𝑠𝑠𝑙𝑛 (
𝑉𝑚𝑖𝑙𝑙𝑒𝑟
𝑉𝑡ℎ−𝑉𝑒𝑒
) =𝑅𝑔𝐶𝑖𝑠𝑠𝑙𝑛 [ 
(𝑉𝑡ℎ+
𝐼𝐿
𝑔𝑚
)
𝑉𝑡ℎ−𝑉𝑒𝑒
 ]                               (9) 
 Moreover, as can be seen from the transfer characteristics in Figure 4.15, the current slew 
rate will be a little bit faster as 𝑇𝑗 builds up especially during the quadratic region. Thus, the channel 
current slew rate will increase at higher junction temperatures. Combining the reduced current fall 
time together with the higher channel current slew rate, the resulting overlap loss during turn-off 
current fall time 𝐸𝑜𝑓𝑓,𝐶𝐹 will be smaller. 
The total turn-off loss consists of 𝐸𝑜𝑓𝑓,𝑉𝑅 and 𝐸𝑜𝑓𝑓,𝐶𝐹. 𝐸𝑜𝑓𝑓,𝑉𝑅 is increasing while 𝐸𝑜𝑓𝑓,𝐶𝐹 
is decreasing as 𝑇𝑗 elevates. Therefore, the total turn-off loss can be either positive or negative 
temperature coefficient. Figure 4.42 shows the experimental turn-off loss data at different 
conditions. For this device, the turn-off loss is decreasing as junction temperature increases.  
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Figure 4.41. Turn-on waveforms at different junction temperatures with 𝑅𝑔,𝑒𝑥𝑡 = 5 Ω. 
 
Figure 4.42. Turn-off loss data at different 𝑇𝑗, 𝑅𝑔,𝑒𝑥𝑡 and load current. 
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4.1.7 Parasitic Inductance Extraction of the Split-scaled Module 
The parasitic inductance of the module is also extracted and compared with simulation 
results. To obtain the value of parasitic inductance, only the N-cell is connected to the double pulse 
board, and circuit diagram is drawn in Figure 4.43. 𝑉𝑃𝑁  represents the bus voltage across the 
terminal of the power module. 𝑉𝑑𝑠1 and 𝑉𝑑𝑠2 are two kelvin-sensed drain-to-source voltages. Since 
six MOSFETs are paralleled in a row, 𝑉𝑑𝑠1  represents the voltage of devices closest to the 
decoupling capacitors while 𝑉𝑑𝑠2 is the voltage of device most far away from decoupling capacitors. 
Their physical locations are shown in Figure 4.5. 
 
Figure 4.43. Circuit diagram of the N-cell double pulse test set up. 
The same parasitic inductance extraction method discussed in chapter 3 is used. The 
voltage across 𝑉𝑃𝑁 is compared with the real voltage across devices, and the parasitic inductance 
values are derived from the voltage difference and drain current slew rate measured from coaxial 
shunt. To ensure the channel di/dt is dominating during the turn-off process, a large external gate 
resistor (10Ω) is selected, and the device is turned off at a large load current of 138 A. 
Figure 4.44 illustrates the turn-off waveforms of terminal voltage 𝑉𝑃𝑁 , kelvin sensed 
voltage 𝑉𝑑𝑠1 and load current 𝐼𝑑𝑠. The current slew rate is calculated to be -3.18 A/ns, and the 
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voltage difference is 19.09 V. The power loop parasitic inductance obtained from 𝑉𝑑𝑠1 is calculated 
to be: 
𝐿𝑑𝑠1 = 19.09 V/(3.18 A/ns) = 5.15 nH                                    (10) 
 
Figure 4.44. Turn off waveforms for extraction of 𝐿𝑑𝑠 from 𝑉𝑑𝑠1. 
Compared to the simulation values summarized in Table 4.1, this value is in between the 
parasitic inductance value of 𝑀1  and that of 𝑀6 ; but it is closer to the value of 𝑀1 . This is 
reasonable because all the MOSFETs (𝑀1 to 𝑀6) are conducting the current, and the extracted 
value cannot represent the parasitic inductance value considering a single device. Therefore, the 
extracted value is between the parasitic inductance value of 𝑀1 (4.58 nH) and that of 𝑀6 (6.71 nH). 
Moreover, since the sensing pins are located physically closer to 𝑀1, the extracted value is more 
approaching the parasitic value of 𝑀1. 
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Similarly, the power loop parasitic inductance is also extracted from 𝑉𝑑𝑠2 as shown in 
Figure 4.45. The voltage spike is a little bit larger in the case of 𝑉𝑑𝑠2, and the extracted value is: 
𝐿𝑑𝑠2 = 20.97 V/(3.19 A/ns) = 6.62 nH                                    (11) 
 
Figure 4.45. Turn off waveforms for extraction of 𝐿𝑑𝑠 from 𝑉𝑑𝑠2. 
The value of 𝐿𝑑𝑠2 is also in between the values of 𝑀1 and 𝑀6, and it is closer to the value 
of 𝑀6 since the sensing pins are adjacent to 𝑀6.  
4.2 Evaluation of Middle Point Inductor’s Effect on Device’s Switching Performance 
As can be seen in Figure 4.1 and Figure 4.6, the middle-point inductance 𝐿𝑚𝑖𝑑𝑑𝑙𝑒  is 
introduced because of the interconnection between the middle points of N-cell and P-cell. In the 
following section, the effect of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 is investigated for split-scaled multiple chips power module. 
 
106 
4.2.1 Observed Switching Transients with Multiple Ringing 
Figure 4.43 shows the circuit diagram with N-cell connected only. To measure the drain 
current, the embedded decoupling capacitors inside the power module are not assembled. During 
the turn-off ringing period, the high-frequency equivalent circuit is drawn in Figure 4.46 assuming 
the on-board decoupling capacitor’s voltage is constant and ignoring the parasitic inductances 
between paralleled devices. A single resonant frequency is obtained which is determined by the 
junction capacitance of the paralleled MOSFETs and the lumped power loop inductance. 
 
Figure 4.46. High-frequency equivalent circuit of N-cell DPT during turn-off ringing period. 
 The experiment turn-off switching waveform of kelvin drain-to-source voltage, drain 
current, and the gate voltage is shown in Figure 4.47. The load current is 100 A, dc-link voltage is 
600 V, and the external turn-off gate resistor’s value is 5 Ω. The value of the lower MOSFETs’ 
junction capacitor is nearly flat above 500 V. Referring to Figure 4.26, the junction capacitance 
value of lower MOSFETs is obtained to be 644.9 pF at 600 V. The ringing frequency of 𝑉𝑑𝑠 is 
around 22 MHz, and the power loop inductance 𝐿𝑑𝑠 is calculated to be: 
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𝐿𝑑𝑠_𝑁 =
1
4∙𝜋2∙𝑓0
2∙𝐶𝑑𝑠
=
1
4∙𝜋2∙(22∙106)2∙644.9∙10−12
= 81.15 nH                         (12) 
 
Figure 4.47. Turn-off waveforms of lower MOSFETs with N-cell connected only. 
In the next step, both P-cell and N-cell are connected to the power stage board for double 
pulse test. The experiment conditions are the same as the N-cell double pulse test. The turn-off 
waveforms of the lower MOSFETs’ kelvin drain-to-source voltage, drain current and gate voltage 
are shown in Figure 4.48. Meanwhile, the kelvin voltage waveform of the lower anti-parallel diode 
is illustrated in the orange line. As can be seen, for both voltage waveforms of lower MOSFET and 
lower anti-parallel diode, two resonant frequencies are observed. One is around 24.27 MHz and the 
other is around 2 MHz. This multiple-frequency ringing is also observed in the drain current 
waveform. At another load condition of 120 A, this phenomenon is also observed as shown in 
Figure 4.49. The values of these resonant frequencies are the same at both load conditions. 
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Figure 4.48. 100 A turn-off waveforms of lower MOSFETs with P, N-cells connected together. 
 
Figure 4.49. 120 A turn-off waveforms of lower MOSFETs with P, N-cells connected together. 
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4.2.2 Analysis of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 
To determine the cause of this multiple frequency ringing, the equivalent circuit diagram 
of the double pulse test with P, N cells connected is shown in Figure 4.50. On the load inductor 
side, its equivalent parallel capacitor is considered. During lower MOSFETs’ turn-off ringing 
period, both the lower MOSFETs and lower anti-parallel diodes are modeled as a capacitor with a 
single value. The upper MOSFETs and anti-parallel diodes are modeled as a resistor at high 
frequency since the body diode of the MOSFET and the anti-parallel diodes would together conduct 
the load current during the ringing period. Other parasitic inductances are also modeled. As the 
multiple-frequency ringing can potentially be contributed from the decoupling capacitor, the 
decoupling capacitor is also considered in the circuit diagram. The dc-link capacitor is shorted at 
high frequency. Meanwhile, the middle-point inductance is also shown in red. 
 
Figure 4.50. High-frequency equivalent circuit of the double pulse test during turn-off ringing 
period with P, N cells connected. 
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If the decoupling capacitor’s voltage is not stable, a multiple-frequency ringing 
phenomenon can occur. Therefore, the voltage across the decoupling capacitor is first measured 
during the switching transients. Figure 4.51 shows the switching waveforms of lower MOSFETs’ 
voltage, drain current, gate voltage and the voltage of decoupling capacitors. The decoupling 
capacitor’s voltage remains a constant value during the turn-off switching transients. Therefore, the 
decoupling capacitor can be shorted in the high-frequency circuit diagram, and it is not the real 
cause of the multiple-frequency ringing. 
 
Figure 4.51. 120 A turn-off waveforms of lower MOSFETs and voltage across decoupling 
capacitor with P, N-cells connected together. 
 Compared to the double-pulse test circuit diagram with only N-cell connected, one 
difference is the existence of middle-point inductance 𝐿𝑚𝑖𝑑𝑑𝑙𝑒  in the P-Cell/N-cells case. To 
discover its effect, the equivalent circuit is analyzed in the frequency domain. Figure 4.52 shows 
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the equivalent circuit during ringing period. The excitation for this impedance network is the lower 
MOSFETs’ channel di/dt. It will generate current excitations at various frequencies. 
Correspondingly, these excitations will cause voltage ringing of various frequencies on both lower 
MOSFETs and lower anti-parallel diodes. The ringing frequencies are dominated by the network’s 
impedance. Therefore, the impedance of 𝑉𝑑𝑠_𝑀𝑂𝑆  over 𝑖𝑐ℎ𝑎𝑛𝑛𝑒𝑙  is studied over a wide range of 
frequencies. 
 
Figure 4.52. Equivalent circuit during lower MOSFET turn-off ringing period. 
To implement the frequency analysis, accurate values of all the circuit parameters are 
needed. Previously, the power loop inductance of the N-cell is extracted to be 81.15 nH based on 
the N-cell switching test. Similarly, the P-cell double pulse test is implemented.  After the upper 
MOSFET is turned on, the power loop parasitic inductance of P-cell will resonate with the junction 
capacitor of the lower anti-parallel. Figure 4.53 shows the waveform of the lower anti-parallel diode 
during the upper MOSFET’s turn-on with a load of 100 A. 
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Figure 4.53. Switching waveforms of the lower anti-parallel diode during turn-on of upper 
MOSFETs at a load current of 120 A. 
As can be seen, the ringing frequency is 21.63 MHz. Consequently, the power loop 
inductance of P-cell is extracted to be: 
𝐿𝑑𝑠_𝑃 =
1
4∙𝜋2∙𝑓0
2∙𝐶𝑑𝑠
=
1
4∙𝜋2∙(21.63∙106)2∙663.8∙10−12
= 81.60 nH                         (13) 
The equivalent parallel capacitance value of the load inductor is measured from impedance 
analyzer, and 3.5 pF is obtained. The middle-point inductance is formed by the DBC-level copper 
trance, and the value of the middle-point parasitic inductance is extracted in Ansys Q3D based on 
its geometry. Figure 4.54 illustrates the location of sink and source for extraction of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒. At 
high frequency, the extracted value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 is 5.47 nH. The parasitic inductance in between the 
on-board decoupling capacitor and dc-link capacitor is assumed to be 20 nH. 
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Figure 4.54. Simulation setting for extraction of middle-point inductance’s value. 
 With all the circuit parameters ready, the impedance network is built in LTspice as shown 
in Figure 4.55. To mimic the channel di/dt, an ac current excitation is in parallel with the junction 
capacitor of the lower MOSFET. The impedances of 𝑍𝑀𝑜𝑠 = 𝑉𝑑𝑠_𝑀𝑂𝑆/𝑖𝑐ℎ𝑎𝑛𝑛𝑒𝑙   is obtained as 
shown in Figure 4.56. As can be seen, two resonant frequencies are observed. One is at 𝑓1 =
21.85 𝑀𝐻𝑧; the other one is 𝑓2 = 29.96 𝑀𝐻𝑧. The phases of these two signals are 0 and −
𝜋
2
 
respectively. The resulting signals will have frequencies of 𝑓𝐷 and 𝑓𝐶 expressed as: 
𝑓𝐷 =
𝑓2−𝑓1
2
=
29.96−21.85
2
= 4.06 𝑀𝐻𝑧                                            (14) 
𝑓𝐶 =
𝑓1+𝑓2
2
=
29.96+21.85
2
= 25.91 𝑀𝐻𝑧                                         (15) 
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Figure 4.55. LTspice simulation schematics. 
 
Figure 4.56. The impedance of 𝑉𝑑𝑠_𝑀𝑂𝑆 over 𝑖𝑐ℎ𝑎𝑛𝑛𝑒𝑙 at various frequencies. 
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The resulting frequencies 𝑓𝐷 and 𝑓𝐶 in simulation are close to the observed two ringing 
frequencies in experiment (𝑓1 ≈ 25 𝑀𝐻𝑧, and 𝑓2 ≈ 2 𝑀𝐻𝑧). However, both 𝑓𝐷 and 𝑓𝐶 are larger 
than the experiment values. The difference can be explained by the discrepancy of the distribution 
of power loop inductance in simulation and experiment. To be specific, 𝐶1 (𝐶2) is the percentage 
of power loop inductance from the middle point to negative (positive) bus over the total power loop 
inductance. In the simulation, an even distribution of 𝐿𝑑𝑠_𝑁  is assumed from the middle point; 
therefore, 𝐶1 and 𝐶2 are set to 0.5. However, this even distribution does not necessarily represent 
the real experiment setup. Take the N-cell module layout for example: the distance from middle 
point to negative bus is longer the than the distance from middle point to positive bus as shown in 
Figure 4.3 (b). Therefore, 𝐶1 > 𝐶2 can be obtained. To evaluate the loop inductance distribution’s 
effect on the impedance network, another simulation is implemented at different values of 𝐶1 as 
shown in Figure 4.57. 
 
Figure 4.57. The impedance of 𝑉𝑑𝑠_𝑀𝑂𝑆 over 𝑖𝑐ℎ𝑎𝑛𝑛𝑒𝑙 at various frequencies and 𝐶1. 
 
116 
It can be observed that as 𝐶1 increases (meaning the percentage of middle point to negative 
inductance over total loop inductance is increasing), 𝑓2  will decrease and 𝑓1  is unchanged. 
Consequently, both 𝑓𝐷 and 𝑓𝑐 will be smaller. In a real circuit, 𝐶1 is larger 0.5 because the distance 
from output terminal to the negative bus is larger than that from output terminal to the positive bus. 
This helps to explain discrepancies between experiment and simulation results.  
From the impedance network analysis, it is concluded that the middle-point inductance 
𝐿𝑚𝑖𝑑𝑑𝑙𝑒 is the cause of the drain-to-source voltage’s multiple-frequency ringing. This multiple-
frequency ringing can potentially affect the switching transients. Figure 4.58 shows another 
simulation of 𝑍𝑀𝑜𝑠 at different values of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒. As 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 increases, 𝑓2 is decreasing but 𝑓1 is 
slightly increasing. When 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 is above a certain value, 𝑓1 and 𝑓2 almost overlap and a single 
frequency is obtained. Considering the case of large value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒, the current in 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 will 
remain its previous value during the switching transients. Accordingly, 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 can be treated as 
open circuit at high frequency. Then a single frequency will be obtained for N-cell, which is solely 
determined by the power loop parasitic inductance and the junction capacitance of the MOSFETs. 
 
Figure 4.58. The impedance of 𝑉𝑑𝑠_𝑀𝑂𝑆 over 𝑖𝑐ℎ𝑎𝑛𝑛𝑒𝑙 at various frequencies and 𝐿𝑚𝑖𝑑𝑑𝑙𝑒. 
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Based on previous analysis, different values of middle-point inductance have different 
impacts on the switching transients. Therefore, its effect on voltage spikes and switching loss will 
be extensively investigated in the following sections considering different conditions. 
4.2.3 Power Module Modification for Evaluating 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 
Figure 4.59 demonstrates the dedicated DBC substrate for fabrication. The copper trace 
connecting the two middle points are cut out. Afterward, two output pins are soldered to the middle 
point of each cell. The middle-point inductor will be connected outside for easier variation of the 
value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 . The remaining layout and components are the same as the power module 
characterized previously. The final assembled module is shown in Figure 4.60 and Figure 4.61 with 
gate drive board installed. 
 
Figure 4.59. Dedicated DBC substrate for evaluating 𝐿𝑚𝑖𝑑𝑑𝑙𝑒’s effect on switching transients. 
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Figure 4.60. Fabricated module for evaluating the effect of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 on switching transients. 
 
Figure 4.61. Fabricated module with gate drive board for evaluating the effect of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 on 
switching transients. 
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4.2.4 Comparison of Switching Transients at Different 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 with Large 𝐿𝑑𝑠 
The fabricated module is first connected to the double pulse test board with N-cell only. 
The lower MOSFETs’ turn-off waveforms are shown in Figure 4.62. Like the previous module, a 
single resonant frequency is observed (19.81 MHz). The power loop inductance is calculated to be 
around 95 nH. This represents a case with a large value of power loop inductance.  
 
Figure 4.62. Turn-off waveforms of lower MOSFETs with N-cell connected only. 
Then both P-cell and N-cell are connected, and the middle-point inductor is varied. Figure 
4.63 demonstrates three different middle-point inductor cases:  one uses a copper sheet for 
connecting the two middle points while the other two use short wires for interconnection. The 
values of these parasitic inductances are 10 nH, 50 nH and 160 nH respectively. The length of the 
wires is adjusted, and more values (650 nH and 1.6 uH) are obtained for the purpose of comparison 
at different values of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒. 
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(a) Middle points connected by copper sheet                                   
                           
                              (b) 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 = 50 𝑛𝐻                       (c) 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 = 160 𝑛𝐻                                
Figure 4.63. Different values of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒. 
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Before implementing the switching tests at different values of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒, the temperature 
dependent switching test is first carried out with 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 = 10 𝑛𝐻 (two middle points connected 
by copper sheet). At different load currents and gate resistors, the lower MOSFET is actively 
switched and the voltage spikes of lower MOSFET and lower anti-parallel diodes are recorded as 
shown in Figure 4.64 and Figure 4.65 respectively. The bus voltage is 600 V.  
In both figures, the maximum voltage spikes due to lower MOSFET’s turn-off will build 
up with increased load current and reduced gate resistor. For this specific case with 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 =
10 𝑛𝐻, the voltage spikes of lower MOSFETs are larger than that of lower anti-parallel diodes at 
high load current. Additionally, it can be seen that the turn-off voltage spikes do not change over a 
wide range of junction temperature. Therefore, to save the test time, the switching transient 
comparison with different values of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 is only conducted at room temperature. 
 
Figure 4.64. Voltage spikes of lower MOSFETs at different gate resistor and temperature with 
𝐿𝑚𝑖𝑑𝑑𝑙𝑒 = 20 𝑛𝐻. 
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Figure 4.65. Voltage spikes of lower anti-parallel diodes at different gate resistor and 
temperature with 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 = 20 𝑛𝐻. 
During lower MOSFET’s turn-off, the lower MOSFETs and lower anti-parallel diodes will 
experience extra voltage stress during the transients. On the other hand, voltage spikes will also be 
induced on the lower MOSFETs and anti-parallel diodes during upper MOSFET’s turn-on process. 
For both cases, the value of middle-point inductance is varied (10 nH, 50 nH, 160 nH, 650 nH and 
1600 nH) and the switching transients are compared. 
a) Lower MOSFET turn-off 
Figure 4.66 to Figure 4.69 exhibit the experimental turn-off waveforms of lower 
MOSFET’s gate voltage, kelvin-sensed 𝑉𝑑𝑠, drain current and lower anti-parallel diode’s voltage 
at different values of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 with 𝑅𝑔,𝑜𝑓𝑓 = 7.5 Ω. It can be observed that the ringing frequency of 
𝑓2  does change with the value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 : 𝑓2  drops from 1.79 MHz to 0.72 MHz as 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 
increases from 50 nH to 650 nH. At 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 = 1600 𝑛𝐻, a single resonant frequency of 20.45 
MHz is observed which indicates a decouple of P-cell with the N-cell. 
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Figure 4.66. Lower MOSFET turn-off switching waveforms at 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 = 50 𝑛𝐻. 
 
Figure 4.67. Lower MOSFET turn-off switching waveforms at 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 = 160 𝑛𝐻. 
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Figure 4.68. Lower MOSFET turn-off switching waveforms at 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 = 650 𝑛𝐻. 
 
Figure 4.69. Lower MOSFET turn-off switching waveforms at 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 = 1600 𝑛𝐻. 
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The turn-on switching loss result of the lower MOSFET is shown in Figure 4.70 at different 
load current, gate resistor and 𝐿𝑚𝑖𝑑𝑑𝑙𝑒. At different values of external gate resistor, the turn-on 
switching loss will eventually decrease as the value of 𝐿𝑚 goes up over a wide range of load current.  
 
Figure 4.70. Turn-on loss results at different 𝐿𝑚. 
Several factors contribute to the reduced turn-on loss at increased value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒. Figure 
4.71 illustrates the turn-on waveforms of the lower MOSFET and lower anti-parallel diode at 
𝐿𝑚𝑖𝑑𝑑𝑙𝑒 = 50 𝑛𝐻 and 𝐿𝑚 = 1.6 𝑢𝐻 with all other conditions the same. It can be observed the 
drain-to-source voltage falls more quickly in the case with a larger value of middle-point inductance. 
This can be explained by the fact that the effective output capacitance to be charged or discharged 
will be smaller because of the decouple effect at higher values of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒. Correspondingly, with 
the same gate drive circuit, 𝑉𝑑𝑠 will drop more quickly leading to reduced power loss. 
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Figure 4.71. Turn-on waveforms at 𝑅𝑔,𝑜𝑛 = 5 Ω, 𝐼𝑙𝑜𝑎𝑑 = 110 𝐴  with 𝐿𝑚 = 50 𝑛𝐻 and 𝐿𝑚 =
1.6 𝑢𝐻 respectively. 
Another reason is that the peak drain current of lower MOSFET is smaller at a higher value 
of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒. To be specific, with small value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒, the measured drain current spike composes 
of the charge current of upper anti-parallel diode, the charge current of upper MOSFET and the 
discharge current of lower anti-parallel diode as shown in Figure 4.72. All this charge or discharge 
currents will lead to excessive overlap losses since the 𝑉𝑑𝑠  of active switching device has not 
reached zero.  
On the contrary, when the value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 is large, the drain-to-source voltage of the lower 
anti-parallel diode is not falling together with 𝑉𝑑𝑠 of lower MOSFET as indicated in Figure 4.71. 
Consequently, the discharge current of lower anti-parallel diode and the charge current of upper 
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MOSFET will not introduce extra overlap losses on lower MOSFET. Compared with the case of a 
small value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒, only the charge current of upper anti-parallel diode within the N-cell will 
introduce overlap loss; thus, the overlap loss will be smaller with a large value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒. In other 
words, 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 with a large value effectively decouples the P-cell with N-cell, and prevents the 
overlap losses due to the other phase leg.  
Lower
MOSFET
dv/dt 
Lmiddle_N Lmiddle_P
Cj_diode
Vsw_Pcell
+
-
Cj_MOSCj_diode
 
Figure 4.72. Composition of measured drain current with small 𝐿𝑚. 
This decoupled effect at large value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 can also be observed from the fact that turn-
on switching loss at 0 A is decreasing as 𝐿𝑚 goes up. Based on the double pulse test set up shown 
in Figure 4.50, the 0 A turn-on loss include three parts:  the 𝐶𝑜𝑠𝑠 charge of upper anti-parallel diode, 
the 𝐶𝑜𝑠𝑠 charge of upper MOSFETs and the 𝐶𝑜𝑠𝑠 discharge of lower anti-parallel diode. Only the 
𝐶𝑜𝑠𝑠 discharge of the active lower MOSFET is not measured as the real channel current cannot be 
measured with external inserted coaxial shunt. Note that the 𝐶𝑜𝑠𝑠 discharge current of the lower 
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anti-parallel diode can be measured in the split-scaled design since the current path needs to go 
through the shunt resistor. In the extreme case when the value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 is zero, all these 𝐶𝑜𝑠𝑠 
charge and discharge energy of the switches except lower MOSFETs will be measured during the 
switching interval. Therefore, the initial measured turn-on loss at 0 A will at its maximum value 
when 𝐿𝑚 is small. However, at another extreme case when 𝐿𝑚 is very large, it can be regarded as 
open circuit. Thus, only the charge of upper anti-parallel diode’s 𝐶𝑜𝑠𝑠  will be measured. 
Consequently, the 0 A turn-on loss will merge at different points as indicated in Figure 4.70. 
However, the energy stored in the P-cell’s switch node capacitor will eventually be 
dissipated through either the on-resistance of the lower MOSFET or the parasitic resistance of the 
connection wires. As can be seen in Figure 4.71, the drain current of the lower MOSFETs is larger 
at higher value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 after the turn-on transients. In fact, this drain current is even larger than 
the load current. This is a caused by two reasons. First, during the lower MOSFET’s dv/dt period, 
the current through the middle-point inductor connected to P-cell’s switch node 𝐿𝑚𝑖𝑑𝑑𝑙𝑒_𝑃 is still a 
positive value assuming all the current directions are defined as flowing into the switch nodes as 
shown in Figure 4.73. As a result, the switch node voltage of the P-cell is almost unchanged during 
the lower MOSFET’s dv/dt period. As lower MOSFET’s voltage is decreasing, the switch node 
voltage of P-cell is higher than the switch node of N-cell, and the current in the middle-point 
inductor connected to N-cell 𝐿𝑚𝑖𝑑𝑑𝑙𝑒_𝑁 will increase and the current in the middle-point inductor 
connected to P-cell 𝐿𝑚𝑖𝑑𝑑𝑙𝑒_𝑃 will decrease. This phase will end when the current in 𝐿𝑚𝑖𝑑𝑑𝑙𝑒_𝑃 
reaches zero and current in 𝐿𝑚𝑖𝑑𝑑𝑙𝑒_𝑁 reaches load current. Afterward, a resonance of the P-cell 
switch node’s junction capacitance and the middle-point inductor (𝐿𝑚𝑖𝑑𝑑𝑙𝑒_𝑁  𝑎𝑛𝑑 𝐿𝑚𝑖𝑑𝑑𝑙𝑒_𝑃  in 
series) will occur. The starting state is 𝑉𝑠𝑤_𝑃𝑐𝑒𝑙𝑙 = 600 𝑉, and it will end when 𝑉𝑠𝑤_𝑃𝑐𝑒𝑙𝑙 reaches 
zero as it will be clamped by the anti-parallel diode. Consequently, the resonance only happens for 
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a quarter of the resonant period and the resulting current in 𝐿𝑚𝑖𝑑𝑑𝑙𝑒_𝑁 will be larger than the load 
current.  
 
Figure 4.73. Turn-on equivalent circuit during dv/dt at large value of 𝐿𝑚. 
Once the switch node of P-cell reaches negative and the lower anti-parallel diode is turned 
on, the circuit will change as shown in Figure 4.74. The on-state voltage of the lower MOSFET 
and the on-state voltage of lower anti-parallel diode will force the current in 𝐿𝑚𝑖𝑑𝑑𝑙𝑒_𝑁 to decrease 
toward load current and make current in 𝐿𝑚𝑖𝑑𝑑𝑙𝑒_𝑃 to rise toward zero. The rate of change of this 
decrease is determined by: 
𝑑𝑖
𝑑𝑡
=
𝑉𝑀𝑂𝑆_𝑜𝑛+𝑉𝐴𝑛𝑡𝑖,𝐷𝑖𝑜𝑑𝑒_𝑜𝑛
𝐿𝑚𝑖𝑑𝑑𝑙𝑒_𝑁+𝐿𝑚𝑖𝑑𝑑𝑙𝑒_𝑃
                                                     (16) 
The turn-off loss result at different values of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 is summarized as shown in Figure 
4.75. As can be seen, the turn-off loss is always increasing as 𝐿𝑚𝑖𝑑𝑑𝑙𝑒  increases.  
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Figure 4.74. Turn-on equivalent circuit after 𝑉𝑠𝑤 reaches zero at large value of 𝐿𝑚. 
 
Figure 4.75. Turn-off loss results at different 𝐿𝑚. 
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Two reasons contribute to the increased turn-off loss. First, because of the reduced 
equivalent output capacitance at larger value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒, the drain-to-source voltage is increasing 
more quickly. This is verified through the comparison of the turn-off waveforms at 𝐿𝑚 = 50 𝑛𝐻 
and 𝐿𝑚 = 1.6 𝑢𝐻 shown in Figure 4.76. Thus, more overlap loss is obtained at a given drain current. 
 
Figure 4.76. Turn-off waveforms at 𝑅𝑔,𝑜𝑛 = 5 Ω, 𝐼𝑙𝑜𝑎𝑑 = 110 𝐴  with 𝐿𝑚 = 50 𝑛𝐻 and 𝐿𝑚 =
1.6𝑢 𝐻 respectively. 
Second, at higher values of 𝐿𝑚, more current remains to flow through the lower MOSFET 
in the dv/dt period. The measured drain current of the lower MOSFET constitutes of three parts: 
the discharge of upper anti-parallel diode, the discharge of the upper MOSFET, and the charge of 
Lmiddle = 50 nH
Lmiddle = 1.6 uH
Anti-parallel 
diode Vds
Current in 
Lmiddle_N
Lmiddle = 50 nH
Lmiddle = 1.6 uH
Lmiddle = 50 nH
Lmiddle = 1.6 uH
Lmiddle = 50 nH
Lmiddle = 1.6 uH
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the lower anti-parallel diode. All these charge/discharge currents are shown in Figure 4.77. With a 
large value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 , the other switching cell is decoupled. Correspondingly, more current 
remains in the lower MOSFET at higher a value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 for a given load current. Combining 
the higher 𝑉𝑑𝑠 and higher drain current, the overlap loss will be larger at a higher value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒.  
Lower
MOSFET
dv/dt 
Lmiddle_N Lmiddle_P
Cj_diode
VAnti-Diode
+
-
Cj_MOSCj_diode
 
Figure 4.77. The composition of measured drain current during turn-off. 
At different values of gate resistors, the maximum voltage spike values of lower MOSFET 
and lower anti-parallel diode are summarized in Figure 4.78 to Figure 4.83 with the values of 
𝐿𝑚𝑖𝑑𝑑𝑙𝑒 varying. The voltage spikes of both lower MOSFET and lower anti-parallel diode will 
increase with the load current.  
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Figure 4.78. Maximum lower MOSFET’s voltage at different 𝐿𝑚 with 𝑅𝑔,𝑜𝑓𝑓 = 10 Ω during 
lower MOSFET turn-off. 
 
Figure 4.79. Maximum lower anti-parallel diode’s voltage at different 𝐿𝑚 with 𝑅𝑔,𝑜𝑓𝑓 = 10 Ω 
during lower MOSFET turn-off. 
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Figure 4.80. Maximum lower MOSFET’s voltage at different 𝐿𝑚 with 𝑅𝑔,𝑜𝑓𝑓 = 7.5 Ω during 
lower MOSFET turn-off. 
 
Figure 4.81. Maximum lower anti-parallel diode’s voltage at different 𝐿𝑚 with 𝑅𝑔,𝑜𝑓𝑓 = 7.5 Ω 
during lower MOSFET turn-off. 
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Figure 4.82. Maximum lower MOSFET’s voltage at different 𝐿𝑚 with 𝑅𝑔,𝑜𝑓𝑓 = 5 Ω during lower 
MOSFET turn-off. 
 
Figure 4.83. Maximum lower anti-parallel diode’s voltage at different 𝐿𝑚 with 𝑅𝑔,𝑜𝑓𝑓 = 5 Ω 
during lower MOSFET turn-off. 
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However, as 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 increases, the maximum voltage of the MOSFET is increasing while 
the maximum voltage of the anti-parallel diode is decreasing. At 𝑅𝑔,𝑒𝑥𝑡=10 Ω and 110 A, the lower 
MOSFET’s voltage overshoot increases 17% when 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 is increased from 10 nH to 1.6 uH. At 
the same condition, around 80% reduction of voltage overshoot is observed for the lower anti-
parallel diode. In fact, the lower anti-parallel diode’s voltage overshoot is small and almost flat 
over the load current in the case of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 = 1.6 𝑢𝐻. 
From lower MOSFET’s turn-on result, the lower MOSFET and lower anti-parallel diode 
will have different overvoltage stress with the existence of middle-point inductance, especially at 
large value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒. 
b) Upper MOSFET turn-on 
During the upper MOSFET’s turn-on transients, the lower MOSFET and lower anti-
parallel diode will also experience voltage spikes. To evaluate the voltage spikes variation trend at 
different values of middle-point inductance. Another group of tests is implemented at various 
values of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒, where both the maximum voltage of lower MOSFET and lower anti-parallel 
diode are measured during turn-on of upper MOSFET. The results are demonstrated in Figure 4.84 
to Figure 4.89.  
Like the case of lower MOSFET’s turn-off, the voltage spikes of the lower MOSFET and 
lower anti-parallel diode are different because of the middle-point inductance’s effect. However, 
an opposite trend of voltage spike variation is observed for the case of upper MOSFET’s turn-on. 
To be specific, as 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 increases, the lower MOSFET’s voltage will decrease while the anti-
parallel diode’s voltage will build up. Considering the turn-on condition at 𝑅𝑔,𝑒𝑥𝑡 = 10 Ω and 
𝐼𝑙𝑜𝑎𝑑 = 110𝑛𝐴, the induced voltage overshoot on lower MOSFET is reduced by 56% as 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 
changes from 10 nH to 1.6 uH. On the other hand, the lower anti-parallel diode’s overshoot is 
increased by 40%.  
 
137 
 
Figure 4.84. Maximum lower MOSFET’s voltage at different 𝐿𝑚 with 𝑅𝑔,𝑜𝑓𝑓 = 10 Ω during 
upper MOSFET turn-on. 
 
Figure 4.85. Maximum lower anti-parallel diode’s voltage at different 𝐿𝑚 with 𝑅𝑔,𝑜𝑓𝑓 = 10 Ω 
during upper MOSFET turn-on. 
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Figure 4.86. Maximum lower MOSFET’s voltage at different 𝐿𝑚 with 𝑅𝑔,𝑜𝑓𝑓 = 7.5 Ω during 
upper MOSFET turn-on. 
 
Figure 4.87. Maximum lower anti-parallel diode’s voltage at different 𝐿𝑚 with 𝑅𝑔,𝑜𝑓𝑓 = 7.5 Ω 
during upper MOSFET turn-on. 
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Figure 4.88. Maximum lower MOSFET’s voltage at different 𝐿𝑚 with 𝑅𝑔,𝑜𝑓𝑓 = 5 Ω during upper 
MOSFET turn-on. 
 
Figure 4.89. Maximum lower anti-parallel diode’s voltage at different 𝐿𝑚 with 𝑅𝑔,𝑜𝑓𝑓 = 5 Ω 
during upper MOSFET turn-on. 
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4.3 Summary 
In this chapter, a 1200 V SiC trench module is fabricated based on P-cell/N-cell concept 
with decoupling capacitors embedded. The module is evaluated in both static and switching tests. 
Fast switching speed can be achieved as well as a low on-resistance. The temperature dependent 
test results indicate a decrease in both turn-on and turn-off loss at higher junction temperature. 
The loss calculation from kelvin 𝑉𝑑𝑠 is compared with that from non-kelvin loss at different 
load currents and different values of gate resistor. It is found that the loss from kelvin 𝑉𝑑𝑠 will give 
a higher turn-off loss but lower turn-on loss. However, the overall loss obtained from both voltage 
sensing points are the same. Meanwhile, it is observed that the non-kelvin 𝑉𝑑𝑠 will have lots of 
ringing during turn-on while kelvin 𝑉𝑑𝑠 is clean. These two voltages are used for DESAT protection 
respectively, and it is observed that the DESAT protection signal from kelvin connection is also 
noise-free. Correspondingly, the minimum blanking time can be realized with this kelvin 𝑉𝑑𝑠 
connection. 
Different values of voltage spike are observed for device close to decoupling capacitors 
and device distant from decoupling capacitors. The parasitic inductance of the package is also 
extracted based on the kelvin-sensed voltage waveforms probed at these two positions. Different 
values of parasitic inductance are derived. 
Multi-frequency ringing is observed in the switching test. From frequency domain analysis, 
it is found that the middle-point inductance will also affect the switching transients actively. A 
dedicated module is fabricated with the capability of changing the value of middle-point inductance. 
Extensive switching tests are accomplished at different values of middle-point inductance, gate 
resistor and load current. As 𝐿𝑚𝑖𝑑𝑑𝑙𝑒  increases, the turn-on loss will decrease because of the 
reduced charge/discharge current from the other cell. If 𝐿𝑚𝑖𝑑𝑑𝑙𝑒  is large enough, a decoupled 
condition can be realized. Meanwhile, the turn-off will increase as 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 goes up.  
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Besides the switching loss, the voltage overshoots are also recorded. Considering lower 
MOSFET turn-off, its overvoltage will increase as the value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 goes up. However, the 
overvoltage on the lower anti-parallel diode will decrease. If upper MOSFET turn-on is considered, 
the voltage spikes on lower MOSFET will decrease as 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 increases while the voltage spikes 
on lower anti-parallel diode will build up. 
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Thermal Coupling’s Effect on Steady State Junction Temperature Imbalance 
among Paralleled Devices 
As discussed in the introduction section, previous studies only consider the dynamic 
switching loss distribution in one pulse and ignore thermal coupling’s effect. In this chapter, the 
role of thermal coupling on balancing the junction temperatures of paralleled devices is studied. 
Specifically, the first section of this chapter compares a thermally coupled system with a thermally 
decoupled system, and the steady state junction temperature differences of these two systems under 
unbalanced switching loss are investigated. Then combining the thermal model with the electrical 
model, the steady state junction temperature change at different coupling conditions is examined. 
Experiments are demonstrated in the last section to verify the simulation analysis. 
5.1 Simulation Comparison of Fully Coupled and Fully Decoupled Cases 
In real converter operations, the devices are continuously gated, and the junction 
temperature of each device will change according to the power loss. If there is an uneven 
distribution of switching loss, the devices’ junction temperature will vary. In return, the change of 
junction temperature will affect the switching loss. During this iteration process, the conduction 
loss will be redistributed to compensate the switching loss difference. Consequently, the loss 
distribution will be updated. Meanwhile, the thermal coupling between paralleled devices will also 
help to reduce the junction temperature imbalance among paralleled devices. To simulate this 
iteration process in real operation and obtain the corresponding steady state junction temperature, 
an electrothermal model is needed.  
5.1.1 Electrothermal Model Iteration in Simulation 
In the electrical model part, only the conduction loss distribution is considered. The 
temperature dependent on-resistance can be expressed as: 
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𝑅𝑑𝑠,𝑜𝑛(𝑇) = 𝑎 ∙ 𝑇
2 + 𝑏 ∙ 𝑇 + 𝑐                                                 (17) 
where 𝑎 = 0.00077667 ∙ 10−3 , 𝑏 = 0.14967 ∙ 10−3  and 𝑐 = 25.2 ∙ 10−3 . Its values versus 
junction temperature is plotted as shown in Figure 5.1. 
 
Figure 5.1. On-resistance versus junction temperature used in the simulation. 
Considering an RMS current 𝐼𝑡𝑜𝑡 is going through the two devices, the current of each 
device is: 
𝐼1 =
𝑅𝑑𝑠,𝑜𝑛(𝑇2)
𝑅𝑑𝑠,𝑜𝑛(𝑇1)+𝑅𝑑𝑠,𝑜𝑛(𝑇2)
∙ 𝐼𝑡𝑜𝑡                                        (18) 
𝐼2 =
𝑅𝑑𝑠,𝑜𝑛(𝑇1)
𝑅𝑑𝑠,𝑜𝑛(𝑇1)+𝑅𝑑𝑠,𝑜𝑛(𝑇2)
∙ 𝐼𝑡𝑜𝑡                                        (19) 
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The total switching loss is assumed independent of the junction temperature. This is true 
for most SiC devices. However, it will change with the load current as expressed by: 
𝐸𝑡𝑜𝑡(𝐼) = 𝑎1 ∙ 𝐼
2 + 𝑏1 ∙ 𝐼 + 𝑐1                                           (20) 
where 𝑎1 = 0.1671 ∙ 10
−6, 𝑏1 = 15.85 ∙ 10
−6 and 𝑐1 = 366.4 ∙ 10
−6. 
At a given load current, a constant switching loss is selected and a fixed distribution of 
switching loss is selected for each device. To be specific, either equal distribution (each device has 
the same switching loss) or fully unbalanced distribution (one device is taking all the switching 
loss) of switching loss is studied. In other words, the best and worst scenarios of switching loss 
distribution in real converter operations are evaluated in simulation. In real circuits, the junction 
temperature, device’s characteristics and the parasitic inductance together will determine the 
distribution of switching loss.  
In the simulation, the RMS value of the total current is selected first. An initial junction 
temperature is assumed for each device, and the on-state current of each device and corresponding 
conduction loss are calculated. Based on the switching loss distribution scenario, the total loss of 
each device can be obtained. All this process is implemented in Matlab.  
Then, the loss data is sent to the power loss setting of each device in Comsol. The device’s 
package structure, material and cooling conditions are appointed in Comsol as well. The thermal 
model relies on the finite element method (FEA) simulation. A stationary FEA thermal simulation 
is carried out, and the corresponding junction temperature of each device is derived.  
The updated values of each device’s junction temperature are assigned to the Matlab for 
new power loss calculations, and a new junction temperature can be obtained after simulation in 
Comsol. This iteration continues until a stable junction temperature is reached for each device. 
Figure 5.2 shows this flow chart of the iteration. 
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Figure 5.2. Steady state junction temperature derivation with co-simulation of Matlab and 
Comsol. 
5.1.2 Comparison of Thermally Decoupled Case with Coupled Case 
In terms of the cooling condition of the parallel devices, two schemes are illustrated. In the 
first fully decoupled case, each device is attached to a separate direct-bonded-copper (DBC) 
substrate, and a separate natural convection pin-fin heat sink is used for cooling each device. The 
geometry and structure are shown in Figure 5.3. 
Chip 1 Chip 2
 
Figure 5.3. Illustration of the thermally decoupled case. 
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For each chip, natural convection is assumed, and the thermal resistance from the chip’s 
junction to ambient is simulated to be: 
Rth =
𝑇𝑗−𝑇𝑎
𝑃
= 12.38 ℃/𝑊                                                   (21) 
When device 1 is heated up due to its own power loss 𝑃1, the junction temperature of device 
2 will not be affected. Therefore, the coupling thermal resistance is defined as: 
Rth_21 =
𝑇𝑗2−𝑇𝑎
𝑃1
= 0 ℃/𝑊                                                     (22) 
The coupling coefficient from chip 1 to chip 2 is: 
C21 =
R𝑡ℎ_21
𝑅𝑡ℎ
=
𝑇𝑗2−𝑇𝑎
𝑇𝑗−𝑇𝑎
= 0                                                      (23) 
 The coupling coefficient is a representation of how effective the device’s junction 
temperature will be affected by the power loss generated by other devices. 
For the coupled case shown in Figure 5.4, the paralleled devices will share the same 
substrate and heatsink. The geometry dimensions of the DBC and heatsink are the same as that in 
the decoupled case. The heat convective coefficient is also identical. Correspondingly, the thermal 
resistance from junction to ambient of each chip would be the same as the decoupled case: 
Rth1 = Rth2 =
𝑇𝑗−𝑇𝑎
𝑃
= 12.38 ℃/𝑊                                                   (24) 
 
Figure 5.4. Illustration of the thermally coupled case. 
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 However, the coupling thermal resistance is not zero, and is calculated to be:  
Rth21 =
𝑇𝑗2−𝑇𝑎
𝑃1
= 12.04 ℃/𝑊                                                   (25) 
Due to the symmetrical layout, the coupling resistance value from chip 2 to chip 1 𝑅𝑡ℎ12 is 
the same as 𝑅𝑡ℎ21. Different from the decoupled case, the coupling coefficient is calculated to be: 
C21 =
R𝑡ℎ_21
𝑅𝑡ℎ
=
12.04
12.38
= 0.97                                                     (26) 
For both thermally decoupled and thermally coupled case, the steady state junction 
temperature of each device at balanced and unbalanced switching loss is simulated in the following 
section. The total current RMS value of the paralleled devices is 14 A, and the total switching loss 
is 3 W. For balanced condition, 1.5 W switching loss is added to each device. On the contrary, 3 
W switching loss will be only generated on device 2 in the unbalanced condition. 
a) Thermally decoupled case with balanced switching loss 
With the same switching loss, the steady state junction temperatures of both chips are 
61.4 ℃ after several iterations. Figure 5.5 illustrates the steady state temperature distribution in 
Comsol. The horizontal axis is the junction temperature, and the vertical axis represents the power 
loss. The steady state junction temperature can also be derived from the crossing point of the curves 
of power loss generation and cooling system. As shown in Figure 5.6, the green line characterizes 
the cooling system for device 1 and device 2. The power loss generated in device 1 𝑃1 is cooled by 
the heatsink with a thermal resistance of 𝑅𝑡ℎ1 as indicated in the following equation: 
𝑃1 =
1
𝑅𝑡ℎ1
∙ (𝑇𝑗1 − 𝑇𝑎)                                                              (27) 
The blue line stands for the power generation of device 1. For this device, its steady state 
RMS current value is 7 A and its switching loss is 1.5 W. In steady state, the power loss generation 
versus junction temperature can be expressed as: 
𝑃1(𝑇𝑗1) = 𝐼1
2 ∙ 𝑅𝑑𝑠,𝑜𝑛(𝑇𝑗1) + 1.5                                                  (28) 
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Figure 5.5. Steady state temperature distribution in Comsol for the thermally decoupled balanced 
switching loss case. 
 
Figure 5.6. Representation of cooling system and power generation curve for the thermally 
decoupled balanced switching loss case. 
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b)  Thermally coupled case with balanced switching loss 
For the thermally coupled case, the steady state junction temperatures of both chips are 
123.0 ℃ with 1.5 W switching loss on each device as indicated in Figure 5.7. In steady state, the 
power loss generation versus junction temperature curve 𝑃1(𝑇𝑗1) is the same as in the case of 
thermally decoupled case. However, the junction temperature is higher than that of thermally 
decoupled case. This is mainly because of the thermal coupling’s effect between these two devices. 
As can be seen in Figure 5.8, the cooling system (green line) is shifted to the right compared with 
the decoupled case (dotted green line). This shift is caused by both thermal coupling and power 
loss generated in the other device. Take device 1 for example, the following equation describes the 
cooling system with thermal coupling’s effect: 
𝑃1(𝑇𝑗1) =
1
𝑅𝑡ℎ1
∙ (𝑇𝑗1 − 𝑇𝑎 − Rth12 ∙ 𝑃2)                                         (29) 
 
Figure 5.7. Steady state temperature distribution in Comsol for the thermally coupled balanced 
switching loss case. 
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Figure 5.8. Representation of cooling system and power generation curve for the thermally 
coupled balanced switching loss case. 
c) Thermally decoupled case with unbalanced switching loss 
In the following sections, unbalanced switching loss case is studied for both systems. 
Device 2 will have 3 W switching loss in addition to the conduction loss while device 1 only has 
conduction loss. The on-resistance of both devices has a positive temperature coefficient. It is 
assumed that the current will be redistributed such that the conduction loss can compensate the 
switching loss difference and balance the junction temperature of both devices. However, from the 
steady state simulation result shown in Figure 5.9, it is observed that there is still a large junction 
temperature difference if solely the on-resistance's self-balance is relied on. As can be seen from 
Figure 5.10, the initial power loss generation curves of device 1 and device 2 are shown in the 
dotted red line and dotted blue line respectively. 7 A is assumed to flow through each device, and 
the only difference between those two curves is the 3 W switching loss. In steady state, the current 
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Figure 5.9. Steady state temperature distribution in Comsol for the thermally decoupled 
unbalanced switching loss case. 
 
Figure 5.10. Representation of cooling system and power generation curve for the thermally 
decoupled unbalanced switching loss case. 
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in device 1 is indeed increased as indicated by the solid red line in Figure 5.10, but the increase in 
conduction loss is not enough to compensate the switching loss discrepancy. The system’s cooling 
curve is not changed over the iteration process and can be described by equation (27). Consequently, 
there is a large difference between these two steady state junction temperatures. 
d) Thermally coupled case with unbalanced switching loss 
In the thermally coupled system with uneven distribution of switching loss, the steady state 
junction temperatures of the devices are, contrary to the thermally decoupled case, close to each 
other as indicated in Figure 5.11. Almost identical current is flowing through each device while all 
the switching loss is on device 2. The solid red line and solid blue curve in Figure 5.12 demonstrate 
the power loss generation for device 1 and device 2 respectively at steady state. The cooling curves 
of device 1 and device 2 can be expressed as: 
𝑃1(𝑇𝑗1) =
1
𝑅𝑡ℎ1
∙ (𝑇𝑗1 − 𝑇𝑎 − Rth12 ∙ 𝑃2)                                         (30) 
𝑃2(𝑇𝑗2) =
1
𝑅𝑡ℎ2
∙ (𝑇𝑗2 − 𝑇𝑎 − Rth21 ∙ 𝑃1)                                         (31) 
As can be seen, the zero-crossing point of the cooling curves with the horizontal axis is 
shifted at steady state. The variation of crossing points is caused by the thermal coupling’s effect 
together with the change of power loss of each chip. With a good thermal coupling, the junction 
temperature imbalance of the paralleled devices can be greatly reduced even when one of the 
devices is taking all the switching loss.  
All the previous simulation results are summarized in Table 5.1. It can be seen that thermal 
coupling is actually more effective than conduction loss’s self-balancing in terms of reducing the 
junction imbalance between paralleled devices. In fact, if the junction temperature of each device 
is the same, the on-resistance would be the same and the conduction loss of each device is equal. 
As a result, simply relying on the self-balance of conduction loss cannot achieve similar junction 
temperatures among paralleled devices if the switching loss distribution is not balanced.   
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Figure 5.11. Steady state temperature distribution in Comsol for the thermally coupled 
unbalanced switching loss case. 
 
Figure 5.12. Representation of cooling system and power generation curve for the thermally 
decoupled unbalanced switching loss case. 
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Table 5.1. Summary of steady state simulation results at different conditions. 
Simulation Conditions Steady State Results 
Thermal Name Switching Loss (W) 
Current 
(A) 
𝑻𝒋(℃) Total Loss (W) 
Thermally 
Decoupled 
Device 1 1.5 7.00 61.41 3.33 
Device 2 1.5 7.00 61.41 3.33 
Thermally 
Coupled 
Device 1 1.5 7.00 123.03 4.21 
Device 2 1.5 7.00 123.03 4.21 
Thermally 
Decoupled 
Device 1 0.0 7.74 44.98 2.01 
Device 2 3.0 6.26 77.53 4.62 
Thermally 
Coupled 
Device 1 0.0 7.02 122.48 2.72 
Device 2 3.0 6.98 123.57 5.70 
 
5.2 Simulation Evaluation of Thermal Coupling’s Effect on Steady State Junction 
Temperature Imbalance for Paralleled Devices 
As discussed in the previous section, thermal coupling will affect both the absolute values 
of the two devices’ junction temperature and the junction temperature difference between these two 
devices. In the following section, the thermal resistance would be fixed and the junction 
temperature of each device will be simulated at different coupling coefficients. 
5.2.1 Fast Electrothermal Model in Matlab 
The previous electrothermal co-simulation using Matlab and Comsol takes a long time to 
achieve study state mainly because of the reliance on FEA simulation. It is needed to eliminate 
Comsol simulation in the iteration process. To realize that, a good thermal model is required. As 
discussed in [57], a linear assumption based thermal model can be used if the thermal spreading 
effect and heat convection effect are negligible. For the linear thermal model considering two 
paralleled devices, the system can be depicted using the following equation if the thermal 
capacitance can be ignored: 
                                                         [
𝑇𝑗1
𝑇𝑗2
] = [
𝑅𝑡ℎ1 𝑅𝑡ℎ12
𝑅𝑡ℎ21 𝑅𝑡ℎ2
] ∙ [
𝑃1
𝑃2
] + [
𝑇𝑎
𝑇𝑎
]                                 (32) 
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The values of the thermal resistance matrix can be derived from simple FEA simulations. 
Once these values are obtained through FEA simulation, the linear thermal model can be 
implemented in Matlab, and only the numerical iteration calculations will be processed in Matlab. 
This can greatly facilitate the calculation speed, and the iteration flow chart is summarized in Figure 
5.13. 
 
Figure 5.13. Steady state junction temperature derivation with a fast electrothermal model in 
Matlab. 
5.2.2 Steady State Junction Temperature Simulation for Pin-fin Heatsink with Natural 
Convection 
With the fast electrothermal model available, the steady state junction temperatures of the 
paralleled devices are simulated at different values of coupling coefficient. The thermal resistance 
𝑅𝑡ℎ1 = 𝑅𝑡ℎ2 = 12.38 ℃/𝑊. Due to the symmetric layout, the coupling thermal resistance 𝑅𝑡ℎ12 =
𝑅𝑡ℎ21. The couple coefficient (C21 = R𝑡ℎ21/R𝑡ℎ1) is varied from 0 to 1. Figure 5.14 shows the  
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(a) Balanced switching loss: 1.5 W on each device                                   
                           
(b) Unbalanced switching loss: 0 W on device 1, 3 W on device 2 
Figure 5.14. Steady state junction temperature of each device at various values of coupling 
coefficient. 
 
157 
simulated junction temperature of each device at balanced and unbalanced conditions. The total 
current is 14 A, and the total switching loss is 3 W. It can be seen that the junction temperature is 
increased as coupling coefficient goes up in both cases. However, for the unbalanced case, the 
junction temperature imbalance between paralleled devices will decrease as the coupling 
coefficient increases. 
5.2.3 Investigation of Factors Changing Coupling Coefficient 
From the previous simulation results, the coupling coefficient will greatly affect steady 
state junction temperature of each device. Therefore, different factors affecting the value of 
coupling coefficient is examined. 
First, the material of the baseplate is changed from copper to aluminum, and then to 
aluminum plus thermal grease. Comsol is used to solve all the thermal resistance values, and the 
coupling coefficient is calculated accordingly. Table 5.2 summarizes the simulation result. It can 
be seen that, with a fixed geometry and location, the coupling coefficient will drop as the thermal 
conductivity of the material is decreasing. 
Table 5.2. Variation of coupling coefficient with different material of baseplate and adding 
thermal grease layer. 
Condition Thermal Resistance (℃/𝑾) Coupling Coefficient 
Copper baseplate 12.38 0.97 
Aluminum baseplate 12.68 0.95 
Aluminum baseplate + thermal grease 13.20 0.91 
 
Then forced-air convection is added and the flow rate is varied. The structure of the pin-
fin heat sink and air channel is shown in Figure 5.15. The variation of thermal resistance and 
coupling coefficient over flow rate is summarized in Figure 5.16 and Figure 5.17. It is observed 
that the coupling coefficient will decrease as the flow rate is increasing for this specific structure. 
 
158 
 
Figure 5.15. The structure of pin-fin heat sink with forced convection. 
 
Figure 5.16. Thermal resistance value at a different flow rate. 
 
Figure 5.17. Coupling coefficient value at a different flow rate. 
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 In the last step, the distance between the edges of paralleled devices is changed at a given 
flow rate (12 𝑚/𝑠). With an increase in distance, the thermal resistance will increase slightly while 
the coupling thermal resistance will decrease. Consequently, the coupling coefficient is decreasing 
as the distance enlarges. Figure 5.18 and Figure 5.19 demonstrate the simulation results. 
 
Figure 5.18. Thermal resistance value at a different flow rate. 
 
Figure 5.19. Coupling coefficient value at a different flow rate. 
 As a summary, the coupling coefficient will change with the material property, the cooling 
condition and the physical placement of the devices. Different level of thermal coupling can be 
realized through substrate, baseplate or heatsink. 
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5.2.4 Steady State Junction Temperature Simulation for Pin-fin Heatsink with Forced 
Convection 
For the forced convection case, the flow rate is selected to be 12 𝑚/𝑠  and the 
corresponding thermal resistance is 1.15 ℃/𝑊. In the simulation, the total current is 48 A, and the 
total switching loss 70 A. An unbalanced switching loss is simulated where all the switching loss 
is on device 2. To change the coupling coefficient, the distance between the edges of paralleled 
devices is varied. Figure 5.20 and Figure 5.21 summarizes the junction temperature of each device 
and the junction temperature difference at various values of spacing. 
 As the spacing goes up, the coupling coefficient will decrease. Correspondingly, the 
junction temperature of both devices will decrease as illustrated in Figure 5.20. In the meantime, 
the junction temperature imbalance will be enlarged because of the reduction in coupling 
coefficient as indicated in Figure 5.21. 
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Figure 5.20. Steady state junction temperature value at different values of spacing. 
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Figure 5.21. Steady state junction temperature imbalance at different values of spacing. 
5.3 Experiment Verification with Dedicated Modules 
To verify thermal coupling’s effect on paralleled devices, two identical modules are 
fabricated with the exception that the distances between the paralleled devices are different as 
shown in Figure 5.22. The two paralleled devices share the same drain terminal; however, they 
have independent source terminal pins. With this configuration, different load current can go 
through each device and the power loss in each device can be controlled independently.  
For all these paralleled chips, they are detached from the same wafer. Their temperature 
dependent on-resistance is obtained from the curve tracer, and the result is illustrated in Figure 5.23. 
It can be seen that similar characteristics are obtained for these paralleled devices. The on-resistance 
versus junction temperature data will be used in continous tests for measuring the junction 
temperature of each device. 
 A bonded-fin heatsink is attached to the baseplate of the power module through four screws. 
Thermal grease is sputtered in between. A DC fan is mounted on one side of the heat sink channel. 
  
 
162 
 
                    (a) Module 1: Devices far away       (b) Module 2: Devices adjacent to each other 
Figure 5.22. Two single-switch power modules with different values of spacing between devices. 
    
(a) 𝑀1 and 𝑀2                                                  (b) 𝑀3 and 𝑀4 
Figure 5.23. Temperature dependent on-resistance values for 𝑀1 to 𝑀4. 
   
Figure 5.24. The test set up for continuous operation. 
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This forced convection cooling system enables safe continuous operation of the power module. To 
validate thermal coupling’s effect on steady state junction temperature of paralleled devices, both 
modules are continuously running with uneven power losses for the paralleled devices. The uneven 
power loss is realized by assigning different values of load current to each device. 
Before the continuous operation, the thermal resistance and the coupling coefficient of the 
two modules are characterized first. Figure 5.25 shows the tested thermal resistance change of 𝑀4 
at different values of power loss and cooling conditions. The power loss is changed by controlling 
the load current at different values, and the cooling condition is varied by adjusting the DC fan’s 
voltage. In this experiment, the fan’s voltage is varied at 0 V, 12 V and 24 V. 
 
Figure 5.25. Thermal resistance change of 𝑀4 at different power losses and cooling conditions. 
 It can be seen that a nonlinear thermal resistance is observed, especially at low power loss 
range. This can be explained by the heat-spreading effect of the heatsink. At low power loss, the 
heat-spreading angle is small. Correspondingly, the effective heat exchange area is reduced and the 
thermal resistance is large. However, above a certain value of power loss, the thermal resistance is 
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almost unchanged. Therefore, the assumption of the linear thermal model will still be valid at high 
power loss range. In terms of the characterization of the thermal model, it is mostly implemented 
at high power loss conditions. For both modules, one active device has a load current of 20 A while 
the other passive device has 0 A. In steady state, the junction temperature of the active device can 
be obtained by reading its terminal voltage and comparing the experimental on-resistance value 
with the pre-calibrated on-resistance versus junction temperature data. For the passive device, its 
on-resistance is tested through curve tracer at steady state. With a knowledge of the junction 
temperatures of both devices and the active device’s power loss, the thermal resistance and coupling 
coefficient can be calculated for the 0 V fan voltage case as summarized in Table 5.3. 
Table 5.3. Thermal characterization of the modules. 
0 V Fan Voltage Testing 
#1 Module  #2 Module  
  
Device Name 𝑀2 𝑀1 𝑀4 𝑀3 
Current in Each Device (A) 0 20 0 20 
Coupling/Thermal resistance (°C/W) 2.078 3.529 2.151 3.546 
Coupling Coefficient 0.589 0.607 
Junction Temperature Difference (°C) 31.7 29.5 
 
 It can be seen that the coupling coefficient of #2 module is a bit larger than that of #1 
module. This is caused by the fact that the two devices are placed closer to each other in #2 module. 
However, compared to the placement in #1 module where the two devices are far away, the increase 
of the coupling coefficient is not significant. The majority of the coupling is through the baseplate 
and heatsink, instead of through the DBC substrate layer for this specific package design. 
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 From the thermal characterization, it can be seen that both modules have almost identical 
thermal resistance. However, the coupling coefficient is slightly different because of the different 
spacings. After the characterization, a continuous operation is implemented where one device has 
20 A while the other device has 10 A. For each device, the steady state junction temperature is 
obtained in a similar way as described in the characterization part. Table 5.4 shows the experiment 
result at a fan voltage of 0 V. Comparing the junction temperature of 𝑀2 with 𝑀4 and 𝑀1 with 𝑀3, 
the device’s junction temperature in #2 module is always higher than that in #1 module. This can 
be explained by the fact that the coupling coefficient in #2 module is larger than that in #1 module. 
Meanwhile, the junction temperature difference in #2 module is smaller compared to #1 module. 
The experiment result validates the simulation assumptions that, for a given thermal resistance, 
thermal coupling will reduce the junction temperature imbalance at the cost of raising both devices’ 
junction temperature. 
Table 5.4. Summary of continuous operation of the modules. 
0 V Fan Voltage Testing 
#1 Module  #2 Module  
  
Device Name 𝑀2 𝑀1 𝑀4 𝑀3 
Current in Each Device (A) 10 20 10 20 
Power Loss of Device (W) 5.30 24.17 5.52 24.62 
Junction Temperature (°C) 89.7 115.3 98.3 119.8 
Junction Temperature Difference (°C) 25.6 21.5 
 
5.4 Summary 
An electrothermal model based on co-simulation of Matlab and Comsol is used to compare 
the steady state junction temperatures of thermally coupled and thermally decoupled system. It is 
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found that thermal coupling will affect the junction temperature imbalance under an uneven 
distribution of switching loss.  
To investigate thermal coupling’s effect on the temperature difference under unbalanced 
switching loss. A fast electrothermal model is implemented in Matlab, and the coupling coefficient 
is varied. From the simulation result, it is observed that the junction temperature difference between 
two devices will decrease as the coupling coefficient increases. Meanwhile, the junction 
temperatures of both devices will increase.  
Afterward, several thermal simulations are implemented in Comsol, and different factors 
affecting the value of coupling coefficient is summarized. It is found that the package’s material, 
cooling condition, and spacing between devices will together determine the coupling coefficient 
between devices. 
To validate the simulation discovery, two dedicated power modules are built with the same 
substrate and process. The only difference is the spacing between devices. In this way, similar 
thermal resistance values are achieved while the coupling coefficients are slightly different which 
is also verified in experimental characterization results.  Different power losses are stressed on the 
paralleled two chips by controlling the load current independently. Experiment result validates the 
simulation assumption, and it is found experimentally that thermal coupling can help to reduce the 
junction temperature imbalance of the paralleled devices under the condition of uneven power loss 
distribution. However, it will make the junction temperature of both devices higher with a stronger 
thermal coupling. 
In terms of package design, the spacing between devices is an important design parameter. 
A wise selection of spacing will help to improve the converter’s overall performance. If the cooling 
condition is not a limiting factor while the loss uneven distribution is a concern, then thermal 
coupling can be used as a passive method to balance the junction temperature of devices.  
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Conclusion 
6.1 Contributions 
This thesis explores the package design considerations and optimization for fast switching 
SiC devices with multiple chips in parallel. Specifically, the key contributions of the thesis are 
summarized as follows. 
a) To deal with the large voltage spikes during switching transients caused by fast 
switching and improve the package’s thermal performance. A low parasitic inductance power 
module with double-sided cooling is designed and fabricated. Compared with a previously designed 
baseline module, a 70% reduction of parasitic inductance is achieved from simulation result. The 
parasitic inductance value of each module is extracted experimentally. Experiment result reveals a 
reduction from 6.59 nH to 2.60 nH. 
b) A 1200V SiC trench MOSFET with wire bond package is designed. P-cell/N-cell 
concept is implemented to the package layout, the devices are scaled in a split scaling method. Both 
static and switching characteristics of the power module are evaluated, and benefits of the low-on 
resistance and fast switching are validated for this state-of-art trench MOSFET. The experimental 
extracted parasitic value matches with the simulation result. The same module will also be served 
for evaluating middle-point inductance’s effect on switching transients. 
c) A comparison of kelvin 𝑉𝑑𝑠 and non-kelvin 𝑉𝑑𝑠 is evaluated in terms of switching loss 
calculation and DESAT protection. It is found that the loss calculation from kelvin sensed voltage 
will lead to higher turn-off loss and lower turn-on loss compared with the loss calculation from 
non-kelvin 𝑉𝑑𝑠. However, the total switching loss will be the same for both cases from experiment 
results. In terms of DESAT protection, it is found that the DESAT signal from kelvin 𝑉𝑑𝑠 is much 
cleaner compared to that from non-kelvin 𝑉𝑑𝑠 . As a result, a minimum blanking time can be 
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achieved with the aid of kelvin 𝑉𝑑𝑠. In terms of package design, it is important to have an access to 
kelvin drain-to-source for purpose of fast reaction to short circuit. 
d) As a fundamental knowledge to be understood before selecting the scaling method of 
package layout with multiple chips in parallel, the middle-point inductance’s effect on switching 
transients is evaluated for a split scaled package design. A dedicated module is built with the 
capability of changing 𝐿𝑚𝑖𝑑𝑑𝑙𝑒. Extensive switching tests are conducted for lower MOSFET turn-
off at different values of gate resistor and load current. Experiment results show that as 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 
goes up, the maximum voltage spike of the lower MOSFET will increase while the maximum 
voltage of the lower anti-parallel diode is decreasing. Also, at a higher value of 𝐿𝑚, the active 
switch’s turn-on loss will decrease while its turn-off loss will go down. Similar tests are 
implemented considering turn-on of upper MOSFET, an opposite trend is observed compared to 
lower MOSFET’s turn-off.  
e) To evaluate thermal coupling’s effect on steady state junction temperature distribution 
of paralleled devices with an unbalanced dynamic loss, a fast electrothermal model is implemented 
in Matlab. It is observed that the junction temperature difference between two devices will decrease 
as the coupling coefficient increases. Meanwhile, the junction temperatures of both devices will 
increase. It is also found that the package’s material, cooling condition, and spacing between 
devices will together determine the coupling coefficient between devices. The thermal coupling’s 
effect is also validated experimentally with two modules of different spacings between paralleled 
devices. It is verified that the benefits of reduced junction temperature imbalance come at a cost of 
increasing the junction temperature of both devices.  
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6.2 Future Work 
Some future work is summarized as follows: 
a) For power modules with double-sided cooling, the thermal-mechanical stress and long-
term reliability are still concerns although it can provide the thermal performance improvement. 
For the low parasitic inductance double-sided cooled power module design, new packaging 
material and bonding techniques are required.   
b) In terms of selecting the proper scaling method, the middle-point inductance’s effect for 
identical scaled package design should also be evaluated. In package layout with identical scaling, 
𝐿𝑚𝑖𝑑𝑑𝑙𝑒 is small and usually can be ignored. However, if the switching delay is considered, the 
device on one end to the device on the other end will have a relatively large value of 𝐿𝑚𝑖𝑑𝑑𝑙𝑒. How 
would 𝐿𝑚𝑖𝑑𝑑𝑙𝑒 affect the identical scaled package layout is to be understood. 
c) For thermal coupling’s effect evaluation, a complete thermal model considering the 
thermal capacitance should be implemented. With this thermal impedance matrix, a complete 
electrothermal model can be obtained. This model can be used to evaluate the thermal coupling’s 
effect at different short intervals of loss imbalance and other conditions.  
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